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Abstract
The two-level Voltage Source Converters (VSCs) are often connected in paral-
lel to increase the current handling capability. In such systems, the multi-level
voltage waveforms can be obtained by interleaving the carrier signals of the
parallel connected two-level VSCs. The multi-level voltage waveform facili-
tates reduction in both the switching frequency and the size of the harmonic
ﬁlter components. This leads to the improvement in both the system efﬁ-
ciency and power density. However, when VSCs are connected in parallel
and share the same dc-link, the circulating current ﬂows through the closed
path due to the control asymmetry and the impedance mismatch. When the
carriers are interleaved, the pole voltages (switched output voltage of the VSC
leg) of the interleaved parallel legs are phase shifted and it creates instanta-
neous potential difference across the closed path, formed due to the parallel
connection. This instantaneous potential difference further aggravates the
circulating current, which results in increased losses and unnecessary over-
sizing of the components present in the circulating current path. Therefore,
the circulating current should be suppressed to realize the full potential of
the carrier interleaving.
The formation of the circulating current path can be avoided by using the
line frequency isolation transformer. However, it increases the overall size of
the system and should be avoided. The use of the Common-Mode (CM) in-
ductor in series with the line ﬁlter inductor for each of the VSCs is proposed
in literature. Another approach proposes the use of the Coupled Inductor
(CI) to suppress the circulating current by providing magnetic coupling be-
tween the parallel interleaved legs of the corresponding phases. Although the
interleaved carrier signals lead to the reduction in the value of the harmonic
ﬁlter components, additional ﬁlter components (CIs) are often required to
suppress the circulating current. The volume of these inductive components
can be reduced by integrating both of these functionalities into a single mag-
netic component. Different integrated inductor solutions are presented in this
thesis with an objective to reduce the overall size of the magnetic component,
so that the power density can be further improved or for the given ﬁlter size,
the switching frequency can be further reduced. The advantages achieved by
vii
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the magnetic integration is highlighted by comparing the volume and losses
with that of the separate inductor case.
The modulation scheme has signiﬁcant impact on the core losses in the
CI, the harmonic performance, and the switching losses. These performance
parameters for the conventional Pulse Width Modulation (PWM) schemes
are evaluated and compared. The PWM schemes for the size reduction of
the CM and core losses reduction in the CI is also proposed. For the multi-
level converter, the Phase Disposition (PD) PWM scheme results in optimal
harmonic performance. However it can not be applied to the parallel VSCs
in its original form as it may lead to the saturation of the CI. A modiﬁed
PD modulator is proposed, which ensures ﬂux balancing in the CI, while
ensuring the use of the nearest three vectors to synthesize the reference space
voltage vector in each sampling interval.
A 3.3 kV medium voltage converter using the two-level VSCs, conﬁgured
in open-end transformer topology has been studied. An integrated inductor
for this topology is also proposed. The multi-objective design optimization
has been performed, where the energy loss and the volume are optimized.
A non-inferior (Pareto optimal) solution is obtained. The optimization pro-
cess takes into account the yearly load proﬁle and it is used to minimize the
energy loss, rather than minimizing the losses at a speciﬁc operating point.
In a dual converter fed open-end transformer topology, each of the VSCs
has to process the rated current. In many high power applications, single
two-level VSC may not be able to handle the rated current. To overcome this
problem, parallel connection of the two-level VSCs for the open-end trans-
former topology is proposed. Using this topology, both the voltage and the
current handling capability of the converter can be increased. The carrier
signals of the parallel VSCs are interleaved to improve the harmonic per-
formance. The integrated inductor for suppressing the circulating current
between the parallel VSCs and for improving the line current quality is also
proposed.
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Resumé
To niveau spændingskilde konverterne (VSC) er ofte forbundet I parallel for
at øge strømbelastningsevnen. I sådanne systemer kan ﬂere-niveau spænd-
ingskurve opnås ved at indﬂette bærersignalet af de parallelt forbundne to-
niveau spændingskilde konvertere. Flere-niveau spændingskurven mulig-
gør reduktion af både switchfrekvensen og størrelsen af de harmoniske ﬁl-
ter komponenter. Det leder til forbedring af både systemeffektiviteten og
effektdensiteten. For parallelkoblede spændingskildekonvertere, der deler
den samme mellemkreds, løber der cirkulerende strøm gennem den lukkede
bane pga. kontrol asymmetri og impedans mismatch. Når bæresignalet er
indﬂettet, er polspændingerne (skiftede udgangsspænding af VSCens ben)
af de indﬂettede parallelle ben faseforskudte, hvilket skaber øjeblikkelig po-
tentialeforskel over den lukkede bane dannet af parallelforbindelsen. Denne
øjeblikkelige potentiale forskel forværrer den cirkulerende strøm yderligere.
Derfor bør den cirkulerende strøm blive undertrykket for at udnytte det fulde
potentiale af at indﬂette bærersignalet.
Dannelsen af den cirkulerende strømbane kan undgås ved hjælp af en
grundtone isolations transformer. Men det øger den samlede størrelse af sys-
temet og bør undgås. Brug af en Common Mode (CM) spole is serie med net
ﬁlter spolen for hver VSC er forslået i litteraturen. En anden metode foreslår
anvendelse af en koblet spole (CI) for at undertrykke den cirkulerende strøm,
ved at skabe en magnetisk kobling mellem de parallelle indﬂettede ben af de
tilsvarende faser. Selvom de indﬂettede bæresignaler føre til en reduktion i
værdien af de harmoniske ﬁlter komponenter, er yderligere ﬁlter komponen-
ter (CIer) ofte nødvendig for at undertrykke den cirkulerende strøm. Volu-
men af disse induktive komponenter kan reduceres ved at integrere begge
disse funktionaliteter i en enkelt magnetisk komponent. Forskellige integr-
erede spole løsninger præsenteres i denne afhandling med en målsætning
om at reducere den samlede størrelse af den magnetiske komponent, så ef-
fekttætheden kan forbedres yderligere, eller for den givne ﬁlter størrelse, kan
switchfrekvensen reduceres yderligere. De fordele, der opnås ved den mag-
netiske integration er fremhævet ved at sammenligne volumen og tabet med
det separate spole tilfælde.
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Resumé
Modulationsmetode har betydelig indvirkning på kernetabet i den CI, den
harmoniske ydeevne, og switchtabene. Disse resultatparametre for de kon-
ventionelle pulsbreddemodulation (PWM) metoder evalueres og sammen-
lignes. Der foreslås også PWM metoder til størrelsesreduktion af CM strøm
og reduktion af kernetab i den CI. For Multiniveaukonverter resulterer fase
disposition (PD) PWM metoder i optimal harmonisk ydelse. Dog kan det
ikke anvendes på de parallelle VSC’er i sin oprindelige form, da det kan føre
til mætning af CI. Der foreslås en modiﬁceret PD modulation, som sikrer
ﬂuxafbalancering i CI, samtidig med at brugen af de nærmeste tre vektorer
til at syntetisere reference spænding rumvektoren i hvert samplingsinterval.
En 3,3 kV mellemspændingkonverter er, ved hjælp af de to- niveau VSC’er
konﬁgureret i åben ende transformer topologi, blevet undersøgt. Der fores-
lås også en integreret spole for denne topologi. Mmult-iobjektiv design op-
timering er blevet udført, hvor energitabet og volumen er optimeret. En
ikke-inferiør (Pareto optimal) løsning er opnået. Optimeringsproces tager
hensyn til den årlige belastningsproﬁl, og den bruges til at minimere en-
ergitabet, snarere end at minimere tabene i et bestemt arbejdspunkt. I en
dobbelt konverter fødet åben ende transformer topologi, skal hver behandle
hver af VSC’erne behandle mærkestrømmen. I mange højeffekt applikationer
kan en enkelt to-niveau VSC ikke være i stand til at håndtere mærkestrøm-
men. For at overvinde dette problem, foreslås der parallelkobling af to-niveau
VSC’erne for åben ende transformer topologi. Ved hjælp af denne topologi,
kan både spænding- og strømhåndteringskapaciteten af konverteren øges.
Bæresignalerne af de parallelle VSC’er er indﬂettet for at forbedre den har-
moniske ydeevne. Den integrerede spole er også foreslået for at undertrykke
den cirkulerende strøm mellem de parallelle VSC’er og for at forbedre net-
strømskvaliteten.
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Summary
1

Summary
The extended summary is presented in this chapter.
1 Introduction
The background and motivation is presented in this section. The research
questions that are addressed in this thesis are described and the technical
contributions are summarized. Finally the structure of the thesis is presented
along with the list of the appended papers.
1.1 Background and Motivation
1.1.1 Applications
Voltage Source Converters (VSCs) are widely used in many dc/ac power elec-
tronics applications and often connected in parallel to meet the ever increas-
ing demand for the higher power rating converter system [1, 2] in MW-level
power electronics applications. Some of these applications are as follows:
• Variable speed motor drives [3–8].
• Wind energy conversion system [9–11].
• Solar photo-voltaic system [12, 13].
• Active power ﬁlters [14–17].
• Un-interrupted power supplies [18–24].
• Solid state transformers [25].
The typical Silicon Insulated Gate Bipolar Transistors (Si-IGBT) that are used
in such applications suffer from excessive losses if the switching frequency
is increased beyond a few kHz. Therefore, the switching frequency is of-
ten limited [26]. As a result, large harmonic ﬁlter components are required
in order to meet the stringent power quality requirements imposed by the
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utility [27] in grid-connected applications. These harmonic ﬁlter components
occupy signiﬁcant amount of space in the overall system [28]. Moreover,
considerable losses occur in the ﬁlter components and the overall conversion
efﬁciency is compromised if large ﬁlter components are used [26]. They also
result in increased cost of the overall converter system [29]. Therefore, the ﬁl-
ter size should be made as small as possible to achieve efﬁcient, compact and
cost-effective system. In variable speed motor drives, it is highly desirable
to reduce the harmonic content in the motor torque, specially for the drives
with the lightly damped mechanical loads [7]. The size of the harmonic ﬁlter
components and the harmonic content in the motor torque can be reduced by
increasing the switching frequency and thereby pushing the major harmonic
components in the modulated output voltage further away from the funda-
mental frequency component. However, this leads to more switching losses
and the efﬁciency of the system is compromised. Therefore the efforts are
being made to reduce both the size of ﬁlter components and the switching
frequency. One of the ways to achieve this contradictory requirements is to
employ a multi-level VSC.
A three-level neutral point diode clamped (3L-NPC) topology is com-
monly used [30]. However, an extra control efforts are required to balance
the dc-link capacitor voltage [31]. Moreover, the semiconductor loss distri-
bution is unequal [32] and this may lead to the de-rating of the VSC [33].
On the other hand, the two-level VSC is used extensively in many industrial
applications due to its simple power circuitry and proven technology. There-
fore, it is highly desirable to realize the converter system using the standard
Two-Level (2L) VSC. For the parallel connected 2L-VSCs, multi-level voltage
waveforms can be achieved by interleaving the carrier signals of the parallel
connected VSC legs.
1.1.2 Overview of the Parallel Interleaved VSCs
Harmonic Performance:
The concept of harmonic quality improvement of the parallel connected
pulse width modulated VSCs by interleaving the carrier signals has been
ﬁrst proposed in [34, 35]. The interleaved operation of two parallel VSCs and
four parallel VSCs had been proposed. The symmetrical carrier interleaving
was used where the carrier signals were phase-shifted by 180◦ in the case of
two parallel VSCs (and 90◦ in the case of four parallel VSCs).
Two parallel voltage source converters are shown in Fig. 1. A carrier
signals of both the VSCs are phase shifted by 180◦. As a result, the switched
output voltages of the parallel VSC legs (referred to as pole voltages) are also
phase-shifted, as shown in Fig. 2(a) and Fig. 2(b). The resultant voltage is the
average of the individual switched output voltage of the parallel legs of that
phase and demonstrates three-level voltage waveforms, as shown in Fig. 2(c).
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Fig. 1: Two parallel interleaved VSCs proposed in [34].
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Fig. 2: Simulated voltage waveforms for two parallel interleaved voltage source converters. The
carrier signals of the two voltage source converters are phase-shifted by 180◦. (a) Switched
output voltage of leg a1, (b) Switched output voltage of leg a2, (c) Resultant voltage of phase
a, (d) Resultant voltage of phase b, (e) Line-to-line voltage Vab. The voltage waveforms are
normalized with respect to Vdc/2.
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The line-to-line voltage across the phase a and phase b is also shown in Fig.
2(d). It demonstrates ﬁve-level voltage waveforms. As a result, compared to
the 2L-VSC, superior harmonic performance can be achieved.
The harmonic performance for the sine triangle Pulse Width Modulation
(PWM) has been investigated in [34] and it is demonstrated that for the two
parallel interleaved VSCs, the carrier frequency harmonic component and its
side bands can be signiﬁcantly reduced in the resultant switched output volt-
age. Moreover, the carrier interleaving also reduces the harmonic content in
the dc-link current and Common-Mode (CM) voltage [36]. So far in these
studies the effects of the symmetrical interleaving were investigated. The
impact of the asymmetrical interleaving angle on the harmonic performance
has been investigated in [37, 38]. The concentration of the harmonic energy
also depends on the modulation index and it is shown that for two paral-
lel VSCs, modulated using the continuous Space Vector Modulation (SVM),
the harmonic energy is concentrated more around the 2nd carrier frequency
component for the low modulation indices. On the other hand, for the high
modulation indices, the harmonic energy is concentrated around the 1st car-
rier frequency component [39]. Based on this ﬁndings, depending upon the
modulation index, use of two different interleaving angles was proposed (in-
terleaving angle of 90◦ for low modulation indices and 180◦ for high modula-
tion indices). In the case of the 60◦ clamped discontinuous PWM (commonly
referred to as DPWM1 [40]), irrespective of the modulation index, the har-
monic energy is concentrated more around the 1st carrier frequency and the
use of the interleaving angle of 180◦ was recommended. Similar conclusions
were drawn in [41], where the analysis has been performed using rms grid
current ripple in the synchronously rotating dq reference frame. The impact
of the asymmetrical interleaving angle on the dc-link current has been also
investigated in [42].
The optimal PWM scheme to improve the harmonic performance of the
parallel 2L-VSCs under the Phase-Shifted (PS) PWM is presented in [43]. The
effect of the combination of the several switching sequences and the differ-
ent phase-shift angles between the carrier signals on the harmonic quality
is investigated and optimal combination has been identiﬁed for all possible
values of the reference voltage space vector having magnitude |Vs | and an-
gle ψs. This information is then used to select the optimal combination of
the switching sequences and the phase-shift during each sampling interval.
Several combinations of the switching sequences and the phase-shift are used
in one fundamental cycle. This would substantially increase the complexity
and make it mere difﬁcult to implement. Moreover, the Coupled Inductor
(CI), that is used to suppress the circulating current, could saturate during
the transition from one combination to another.
The enhanced modulator for the parallel interleaved 2L-VSCs is proposed
in [44]. It uses two sets of the evenly phase-shifted carrier signals that are dy-
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namically allocated using multiplexer, which makes it difﬁcult to implement.
Moreover, this implementation is equivalent to the Phase-Disposition (PD)
PWM and CI saturation during the band transition could still happen. The
PD carrier modulation scheme for the two parallel VSCs is presented in [45].
It uses a state machine to select the switching states. However, the complexity
in this case increases with the increase in the number of parallel VSCs. The
strategy to avoid the CI saturation during the transition from the positive
value of the command reference signal to the negative value and vice-versa
has been proposed for the two parallel VSCs. However, it does not ensure
volt-sec balance to synthesize the reference space voltage vector during the
band transition and introduces a disturbance in the line-to-line voltage of the
three-phase system, which is highly undesirable. A PWM scheme overcome
this problem has been presented in this thesis.
The interleaving of the carrier signals improve the harmonic performance.
However, it is important to evaluate the reduction achieved in the value of
the harmonic ﬁlter components to quantify the advantages of the carrier in-
terleaving. The reduction in the value of the line ﬁlter inductor for the active
power ﬁlter application has been investigated in [15] and it is shown that
70% reduction can be achieved with two parallel interleaved VSCs. Another
study [39] shows 60% reduction in the weight of the magnetic component
for the variable speed drives, considering the DO-160E Electro-Magnetic In-
terference (EMI) limits as a design constraints. The reduction in the weight
of the EMI ﬁlters for the variable speed motor drive application has been
also investigated in [46]. However, in most grid-connected applications, the
impact of the interleaving on the harmonic ﬁlter components is so far not
reported and it is investigated in this thesis.
Circulating Current:
When VSCs are connected in parallel, the circulating current ﬂows between
the VSCs due to the control asymmetry and the impedance mismatch. When
the carriers are interleaved, the switched output voltages of the interleaved
parallel legs are phase shifted. As a result, the instantaneous potential differ-
ence exists, as shown in Fig. 3. This instantaneous potential difference further
increase the circulating current, which would result in increased losses and
unnecessary over-sizing of the components present in the circulating current
path. Therefore, the circulating current should be suppressed to realize the
full potential of the interleaved carriers in parallel connected VSCs.
The use of the CI to suppress the circulating current is proposed in [34,
35, 47, 48] (referred to as a interphase reactor in [34]) and also shown in
Fig. 1. The physical structure of the CI is shown in Fig. 4. The subscript
x represents the phases a, b, and c (x = {a, b, c}). The core is made up of
two limbs which are magnetically coupled to each other using the top and
the bottom yokes. Both the limbs carry coils with the N number of turns and
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Fig. 3: Difference of the switched output voltages of the parallel legs. The voltage waveforms
are normalized to Vdc/2.
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Fig. 4: Physical arrangement of the coupled inductor. Subscript x represents the phases a, b, and
c.
the coils are wound in the same direction. The starting terminals of both the
coils are connected to the output of the respective VSC legs x1 and x2 and
other terminals of both of the coils are connected together to form common
connection point x, as shown in Fig. 4. The voltage across the coils are given
as
Vx1x = RCI Ix1 + Ls
dIx1
dt
− Lm dIx2dt (1a)
Vx2x = RCI Ix2 + Ls
dIx2
dt
− Lm dIx1dt (1b)
where Ls is the self-inductance of the coil, Lm is the mutual inductance be-
tween the coils x1 and x2, and RCI is the resistance of the coil. The mutual
inductance can be represented as Lm = kLs (0 ≤ k ≤ 1). Using (1), the
difference of the pole voltages of the corresponding phase is given as
Vx1o −Vx2o = RCI(Ix1 − Ix2) + (Ls + Lm)
d
dt
(Ix1 − Ix2) (2)
For the parallel VSCs, the leg current can be decomposed into two compo-
nents
• Common current component (Ix/2, assuming equal current sharing).
• Circulating current component Ix,c.
therefore, the leg currents can be represented as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (3)
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obtaining Ix,c from (3) and substituting in (2) yields
Vx1o −Vx2o = 2RCI Ix,c + 2(Ls + Lm)
dIx,c
dt
(4)
similarly, taking the average of the pole voltages of the respective phases of
both the VSCs gives
Vx1o +Vx2o
2
= Vxo +
RCI
2
Ix +
(Ls − Lm)
2
dIx
dt
(5)
Lm ≈ Ls, if strong magnetic coupling is ensured (k  1). By neglecting
the resistance of the coils, the voltage of the common connection point with
respect to the reference o is
Vxo =
1
2
(Vx1o +Vx2o) (6)
and the dynamics of the circulating current is represented as
dIx,c
dt
=
1
4Ls
(Vx1o −Vx2o) (7)
As it is evident from (7), the inductance offered to the circulating current
is four times the self-inductance Ls. Therefore effective suppression of the
circulating current can be achieved.
The ﬂuxes in the CI are also shown in Fig. 4, where the ﬂuxes φx1 and φx2
(induced due to the excitation of coil x1 and coil x2, respectively) are in op-
posite direction. As a result, the common components of the ﬂuxes are also
canceled-out (which includes the dominant fundamental frequency compo-
nent). Therefore, the resultant ﬂux in the CI only experiences high frequency
ﬂux excitation with dominant harmonic frequency components concentrated
around the carrier harmonic frequency. This facilitates relatively small size of
the CI and still offers large inductance to the circulating current component
and ensures effective suppression of the circulating current.
The use of the CI for suppressing the circulating current has been exten-
sively studied in the literature [39, 47, 49–53]. The design methodology is
presented in [51], where the CI is referred to as InterCell Transformer (ICT).
The CI based solution is also compared with the classical interleaved solu-
tion which uses single phase inductors and it has been demonstrated that the
losses in the magnetic components in the CI based solution is lower than the
classical solution with single phase inductors. Ewanchuk et al. [54] proposed
the integration of three different CIs into one three-limb core. However, in
order to suppress the circulating current using the three-limb core, the CM
voltage difference between the two parallel VSCs should be zero. This was
achieved by employing a modiﬁed Discontinuous Pulse Width Modulation
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(DPWM) scheme, which has more number of commutations than the con-
ventional (both the continuous and the discontinuous) modulation schemes.
Therefore, this scheme may not be feasible for medium/high power applica-
tions due to the substantial increase in the switching losses.
A PWM scheme has a signiﬁcant impact on the ﬂux density and losses
in both the CI and the CM inductor. The impact of the PWM scheme on the
peak ﬂux density in the CI has been investigated in [55]. A PWM scheme to
reduce the peak value of the ﬂux density in the CI is also presented, where
the common mode signal, which is added to the reference voltage waveforms,
has been optimized. However, the impact on the core losses are not investi-
gated in the literature and it is addressed in this thesis. A PWM scheme to
reduce the core losses in the CI is also proposed in this thesis.
The CI is typically designed for the high frequency ﬂux excitations (with
dominant harmonic frequency component at the carrier frequency) and the
fundamental frequency ﬂux component should be controlled to be zero in or-
der to avoid the saturation. It is reported in [56] that the use of the DPWM1
introduces low frequency ﬂux component due to the coexistence of two dif-
ferent zero voltage vectors at the discontinuous points. This may happen
due to the fact that the reference space vectors of both the VSCs could lie in
two different sectors of the space vector diagram at the discontinuous points.
This issue has been addressed in [57] by introducing additional commuta-
tion during the sector transition. However, it is important to mention that
this phenomenon is not observed during this study, where the asymmetri-
cal regular sampling with 180◦ interleaving angle is employed. The detailed
analysis for this case is presented in this thesis.
A single phase integrated inductor for the two parallel interleaved VSCs
is proposed in [57]. The magnetic structure of this inductor has two side
limbs and a central limb. Air gaps are introduced in all the three legs, out of
which the length of the air gaps in both the side limbs are equal. The coils
are placed around the side limbs and have equal number of turns. The ﬂux
in the magnetic core has two distinct components:
• Flux component corresponding to the line ﬁlter inductor L f (referred to
as the common ﬂux φx).
• Flux component corresponding to the CI (referred to as the circulating
ﬂux φx,c, which mainly conﬁnes to the side limbs).
The circulating ﬂux component φx,c is given as
φx,c =
1
2N
∫
(Vx1o −Vx2o) dt (8)
The maximum value of the circulating ﬂux component is given as
φx,cmax =
Vdc
8N fc
(9)
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Fig. 5: Two parallel interleaved VSCs with a common dc-link. The ﬁlter arrangement for circu-
lating current suppression using the CI and the CM inductor is depicted, where x = {a, b, c} and
n = {1, 2}.
The φx,cmax depends only on the dc-link voltage Vdc, the number of turns
N, and the switching frequency fc. Therefore, the introduction of the two
air gaps in the magnetic path of the φx,c does not bring any advantage in
terms of the size reduction (However depending upon the control scheme
employed, small air gap may be needed to avoid the saturation). In addition,
it is difﬁcult to realize the inductor using the standard cores, when the length
of the air gaps in the side limbs and the central limbs are different. Moreover,
the solution presented in [57] is only applicable to two parallel interleaved
VSCs.
The circulating current suppression for three parallel VSCs is presented
in [53]. Three limb magnetic core is used for the CIs and single phase in-
ductors are employed for the line current ﬁltering of each of the phases. The
magnetic integration of both the line current inductor and the CIs in a single
magnetic structure can further reduce the volume of the overall system and
it is investigated in this thesis.
Another approach is to use the CM inductor to suppress the circulating
current [14, 15]. The basic scheme is shown in Fig. 5, where the CM inductor
in series with the line ﬁlter inductor for each of the VSCs is used. In the CM
inductor, the magnetic coupling between the three phases is used to suppress
the circulating current. Since all three phases are wound on the same core,
the ﬂux linkage is proportional to the average of the leg currents of all three
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phases, and the ﬂux linkage is three times the CM ﬂux linkage, where the
CM ﬂux linkage is given as
λCM(t) =
λa(t) + λb(t) + λc(t)
3
=
∫
(VCM1 −VCM2) dt (10)
where VCMn is the CM voltage of the nth VSC, and it is given by
VCMn =
VanO +VbnO +VcnO
3
(11)
where n represents the VSC number (n = {1, 2}). Since, the circulating cur-
rent that ﬂows between the VSCs is due to the phase-shifted pole voltages
of the parallel VSC legs of each phases and may not be fully visible in the
common mode. As a result, the CM inductor may not be as effective as CI
in suppressing the circulating current. On the other hand, the CM inductor
based solution facilitates modular and fault tolerant operation. It also facil-
itates un-equal current sharing amongst the parallel VSCs, which may not
be possible in the case of the CI without saturation or avoiding unnecessary
oversizing of magnetic component. A PWM scheme to reduce the peak value
of the ﬂux density in the CM inductor is proposed in this thesis. As a result,
the CM inductor can be made smaller.
The circulating current can be avoided by providing galvanic isolation
between the parallel VSCs using the multiple winding line frequency trans-
former [58, 59], as shown in Fig. 6. However, use of the bulky line frequency
transformer adds to the cost and increases the size. On the other hand, many
grid-connected applications use transformer between the converter system
and a grid for matching the voltage levels. Also in some applications, the
grid codes demand galvanic isolation. In such systems, using multiple iso-
lated primary windings is a good solution as it avoids the use of any addi-
tional inductive component. Moreover, the control is simpler compared to
the CI based solution. The simulated current waveforms for three parallel
interleaved VSCs for following two cases are shown in Fig. 7 and Fig. 8.
• Case 1: Galvanic isolation by using multiple isolated primary winding
transformer.
• Case 2: Coupled inductor for suppressing the circulating current.
The line ﬁlter inductor and the switching frequency is taken to be the same
in both the cases. The resultant line currents in both the cases are shown in
Fig. 8, which shows that the quality of the resultant line current is the same
in both the cases. However, the VSC leg currents demonstrate different char-
acteristics. The circulating current, which has dominant harmonic frequency
components concentrated around the 1st and the 2nd carrier frequency (for
three parallel interleaved VSCs), are effectively suppressed using the CI. As
12
1. Introduction
VSC N
VSC 3
VSC 2
VSC 1
+ve
DC bus
−ve
DC bus
Ian
Ibn
Icn
Ia3
Ib3
Ic3
Ia2
Ib2
Ic2
Ia1
Ib1
Ic1
Ia
Ib
Ic
Load/Grid
Line frequency
isolation transformer
Fig. 6: N parallel interleaved voltage source converters: paralleled through a line frequency
isolation transformer to avoid circulating current.
−0.4−0.2
0
0.2
0.4
I a
1
(p
u)
(a)
−0.4−0.2
0
0.2
0.4
I a
1
(p
u)
(b)
Fig. 7: Simulated leg current, normalize to the rated output current. (a) Case 1: With transformer
isolation, (b) Case 2: coupled inductor.
a result, the leg current in the case of the CI has major harmonic compo-
nents that are concentrated around the 3rd carrier frequency component, as
shown in Fig. 7(b) and Fig. 9(b). On the contrary, the leg currents in the
case 1 has a major harmonic current concentrated around the 1st carrier fre-
quency, as shown in Fig. 7(a) and Fig. 9(a). This is due to the fact that the
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Fig. 8: Simulated resultant current, normalize to the rated output current. (a) Case 1: With
transformer isolation, (b) Case 2: coupled inductor.
dominant harmonic frequency components of the switched output voltage
appears across the line ﬁlter inductor and the magnitude of these harmonic
components in the leg currents depends on the line ﬁlter inductance, which is
relatively small in the parallel interleaved VSCs. As a result, the conduction
losses in the semiconductor switches and the ohmic losses are slightly more
in the case 1, compared to the case 2. Also the core losses in the line ﬁlter
inductor is more in the case 1. However, additional magnetic component (CI)
is required in the case 2 and it has associated core and copper losses.
1.2 Research Objectives and Contributions
The research objectives and new contributions are outlined in this section.
1.2.1 Research Challenges and Objectives
This thesis is an attempt to address following research objectives:
• To evaluate the effect of the carrier interleaving on the value of the
harmonic ﬁlter components for the grid-connected applications and in-
vestigate the possibilities of using high-order ﬁlters with parallel inter-
leaved VSCs.
• To identify best PWM scheme for parallel interleaved VSCs, considering
harmonic distortion, semiconductor losses, and core losses in CI as the
performance parameters.
• To investigate/propose PWM scheme to reduce the size of the circulat-
ing current ﬁlter (CI and CM inductor).
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Fig. 9: Harmonic spectra of the leg current. (a) Case 1: With transformer isolation, (b) Case 2:
coupled inductor.
• To investigate the possibility of magnetic integration of circulating cur-
rent ﬁlter and the harmonic ﬁlter inductor of all three phases in to a
single magnetic component.
• Two-level VSC is used extensively in many industrial applications due
to its simple power circuitry and proven technology. Therefore, it is
highly desirable to realize the medium voltage converter system using
the standard two-level VSC. The research objective is to investigate the
possibility of using two-level VSCs in medium voltage applications and
identify the possibility of reducing the size of the harmonic ﬁlter com-
ponents.
1.2.2 Contributions
The contributions of this work can be broadly classiﬁed into two categories:
• Integrated inductors for the parallel interleaved VSCs.
• Modulation schemes for the parallel interleaved VSCs.
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Integrated inductors
• A novel three-phase integrated inductor for two parallel VSCs is pro-
posed. The integrated inductor combines the functionalities of the cir-
culating current suppression and the line current ﬁltering. Compared
to the state-of-the-art solution, the magnetic integration leads to sub-
stantial reduction in the volume of the inductive components.
• Common-mode ﬂux component ﬂows through some parts of the pro-
posed integrated inductor. The existing PWM schemes are analyzed
and suitable PWM schemes are identiﬁed with an objective to reduce
the peak value of the common-mode ﬂux component, without compro-
mising other important performance parameters such as the harmonic
performance and the switching losses. 68% reduction in the peak value
of the common-mode component, compared to the space vector modu-
lation has been demonstrated.
• A novel three-phase integrated inductor for any arbitrary number of
parallel connected VSCs has been proposed.
• The dual-converter fed open-end transformer topology is modiﬁed, where
both ends of the open-end transformer windings are fed from the con-
verter groups and each converter group comprises parallel VSCs to en-
hance the current rating. The interleaved operation of the parallel VSCs
is proposed to improve the harmonic performance. The integrated in-
ductor is also proposed, which suppresses the circulating current be-
tween the parallel VSCs. In addition, it also magnetically integrated the
converter-side inductor of the LCL ﬁlter of both the converter groups.
• Considering a harmonic proﬁle of the parallel interleaved VSCs and
harmonic injection limits imposed by the utilities for grid-connected
applications, a high-order harmonic ﬁlter is proposed. The LC trap
branch is added along with the LCL ﬁlter to reduce the value of the
harmonic ﬁlter components.
Modulation schemes
• A PWM scheme to reduce the size of the CM inductor and losses in
the CI is proposed. This PWM scheme uses the division of the active
vectors within a half-carrier cycle to ensure simultaneous occurrence of
the same zero vector in both of the VSCs. As a result, the peak value of
the common-mode ﬂux in the CM inductor is reduced to 66% compared
to the space vector modulation. When used in the system which uses CI
for the circulating current suppression, the losses in CI can be reduced
by 28%.
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• A modiﬁed modulator to ensure the balancing of the ﬂux in the CI,
while ensuring the use of the nearest three vectors to synthesize refer-
ence space voltage vector is proposed. Compared to the conventional
carrier interleaving, the use of the proposed scheme can substantially
reduce the value of the converter-side inductor and shunt capacitance.
1.3 Thesis Overview
The thesis includes extended summary and collection of the published and
submitted scientiﬁc papers. Parts of the papers are used directly or indirectly
in the extended summary of the thesis.
1.3.1 Summary Overview
The extended summary has been divided into ﬁve sections. The impact of
the interleaving on the harmonic ﬁlter components for the grid-connected
applications is evaluated in section 2. The high-order harmonic ﬁlter, where
the LC trap branch is added along with the LCL ﬁlter, is proposed and an-
alyzed. The modulation scheme to improve the harmonic performance is
proposed in Section 3. Section 3, also includes a novel modulation scheme to
reduce the size of the circulating current ﬁlter. The conventional modulation
schemes are also evaluated for modulation of parallel interleaved VSCs and
compared. The magnetic integration of the circulating current ﬁlter and the
harmonic ﬁlter inductor is presented in Section 4. Various possible solutions
for the integrated inductor are proposed and analyzed in detail. The advan-
tages achieved by the integrated inductor are demonstrated by comparing
the volume and losses of the proposed solution with the state-of-the-art so-
lutions. The conclusions and the research outlook are summarized in Section
5.
1.3.2 Appended Publications
The list of the appended papers are as follows:
A. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Design
of the trap ﬁlter for the high power converters with parallel interleaved
VSCs ”in Proc. 40th Annual Conference on IEEE Industrial Electronics Soci-
ety, IECON 2014, Oct 2014, pp. 2030-2036.
B. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Line
ﬁlter design of parallel interleaved VSCs for high power wind energy
conversion systems,”IEEE Transactions on Power Electronics, vol. 30, no.
12, pp. 6775 - 6790, Dec 2015.
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C. G. Gohil, L. Bede, R. Maheshwari , R. Teodorescu, T. Kerekes, and F.
Blaabjerg, “Parallel interleaved VSCs: inﬂuence of the PWM scheme on
the design of the coupled inductor,”in Proc. 40th Annual Conference on
IEEE Industrial Electronics Society, IECON 2014, Oct 2014, pp. 1693-1699.
D. G. Gohil, R. Maheshwari, L. Bede, T. Kerekes, R. Teodorescu, M. Liserre
and F. Blaabjerg, “Modiﬁed discontinuous PWM for size reduction of
the circulating current ﬁlter in parallel interleaved converters, ”IEEE
Transactions on Power Electronics, vol. 30, no. 7, pp. 3457 - 3470, July
2015.
E. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Mod-
ulation Scheme For Balancing Flux In PD Modulated Three Parallel
Interleaved VSCs With Coupled Inductor,”, (under peer review, IEEE
Transactions on Power Electronics)
F. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “An
integrated inductor for parallel interleaved VSCs and PWM schemes
for ﬂux minimization, ”IEEE Transactions on Industrial Electronics, vol.
62, no. 12, pp. 7534-7546, Dec 2015.
G. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Inte-
grated Inductor for Interleaved Operation of Two Parallel Three-phase
Voltage Source Converters,”in Proc. 17th European Conference on Power
Electronics and Applications, EPE’15 ECCE-Europe, Sept 2015, pp. 1-10.
H. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “An
integrated inductor for parallel interleaved three-phase voltage source
converter, ”IEEE Transactions on Power Electronics, [Online early access],
DOI: 10.1109/TPEL.2015.2459134, 2015.
I. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Mag-
netic integration for parallel interleaved VSCs connected in a whifﬂe-
tree conﬁguration,”IEEE Transactions on Power Electronics, [Online early
access], DOI: 10.1109/TPEL.2015.2514182, 2016.
J. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Opti-
mized harmonic ﬁlter inductor for dual-converter fed open-end trans-
former topology,”, (under peer review, IEEE Transactions on Power Elec-
tronics)
K. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Dual
converter fed open-end transformer topology with parallel converters
and integrated magnetics,”, (Provisionally accepted, IEEE Transactions
on Industrial Electronics)
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1.3.3 Other Publications
In addition to the appended papers, the following publications have also been
made.
Journal Publications
J1. R. Maheshwari, G. Gohil, L. Bede and S. Munk-Nielsen, “Analysis and
Modeling of Circulating Current in Two Parallel-Connected Inverters,
”IET Power Electronics, vol. 8, no. 7, pp. 1273 - 1283, 2015.
Conference Publications
C1. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Ana-
lytical method to calculate the DC link current stress in voltage source
converters, ”in Proc. IEEE International Conference on Power Electronics,
Drives and Energy Systems, PEDES 2014, Dec 2014.
C2. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “An inte-
grated inductor for parallel interleaved VSCs connected in a whifﬂetree
conﬁguration,”in Proc. IEEE Energy Conversion Congress and Exposition,
ECCE’15, Sept 2015, pp. 5952-5959.
C3. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Mag-
netic integration of the harmonic ﬁlter inductor for dual-converter fed
open-end transformer topology,”(Accepted for publication in APEC 2016)
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2 Harmonic Filter Design
This section evaluates the impact of the interleaving on the harmonic ﬁlter
design for the grid-connected applications. Following appended papers pro-
vides detailed technical discussion.
• Paper A: Design of the trap ﬁlter for the high power converters with
parallel interleaved VSCs.
• Paper B: Line ﬁlter design of parallel interleaved VSCs for high power
wind energy conversion systems.
2.1 Effect of the Carrier Interleaving
The advantages achieved by the carrier interleaving in terms of the reduc-
tion in the value of the harmonic ﬁlter components has been demonstrated
by comparing the value of the harmonic ﬁlter components with that of the
conventional system with the synchronized gate pulses (with no carrier in-
terleaving). The comparative evaluation has been carried out for the the grid-
connected Wind Energy Conversion System (WECS) and the system speciﬁ-
cations are given in Table 1. The use of the LCL ﬁlter is considered, as shown
in Fig. 11. The WECS is connected to a medium voltage network using a
step-up transformer. The leakage inductance of a step-up transformer often
ranges from 0.04-0.06 pu [60], and it is considered as a part of the grid side
inductance Lg. L f and Cf represent the converter-side inductance and the
shunt-capacitance of the LCL ﬁlter. In the case of the carrier interleaving, the
circulating current ﬂows between the parallel VSCs and it is suppressed us-
ing the CI, as shown in Fig. 11. In the case of the conventional scheme with
no interleaving, the CI is not needed. In this case, each of the VSCs has a
Table 1: System speciﬁcations and base values for per-unit system.
Parameters Values (Base values)
Power 2.2 MVA (2 MW)
Line-to-line voltage 690 V
DC-link voltage 1080 V
Current 1840 A
Line frequency 50 Hz
Inductance 688 μH
Capacitance 14709 μF
Switching frequency 2550 Hz
20
2. Harmonic Filter Design
x1
VSC1
VSC2
x2
Vdc
2
Vdc
2
O
2L f
MV
Grid
Step-up Transformer
PCC
Transformer
leakage inductance
LCL ﬁlter with damping branch
2L f
Lg
Rd
Cd
Ix,1
Ix,2
Ix
ΔIx
Ix,gx, cap
Cf
Fig. 10: The grid side converter of the WECS, comprised of two parallel VSCs with synchro-
nized gate pulses (without carrier interleaving). The WECS is connected to the medium voltage
network by using a step-up transformer. x = {a, b, c}
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Fig. 11: The grid side converter of the WECS, comprised of two parallel VSCs with interleaved
carriers, connected to the medium voltage network by using a step-up transformer. x = {a, b, c}
separate converter-side inductor with the inductance value of 2L f , as shown
in Fig. 10.
2.1.1 Design constraint
Harmonic Current Injection Limits:
The harmonic current injection limit for a generator connected to the medium-
voltage network, speciﬁed by the German Association of Energy and Water
Industries (BDEW) [27, 61, 62], is considered. The permissible harmonic cur-
rent injection is determined by the apparent power of the WECS and the
Short-Circuit Ratio (SCR) at the Point of the Common Coupling (PCC). The
maximum current injection limit of the individual harmonic components up
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Table 2: BDEW harmonic current injection limits for the WECS connected to the 10 KV Medium
Voltage Network
Harmonic Order h Current Injection Limit (A/MVA/SCR)
5 0.058
7 0.082
11 0.052
13 0.038
17 0.022
19 0.018
23 0.012
25 0.01
Even-ordered h < 40 0.06 / h
40 < h < 180 0.18 / h
to 9 kHz is speciﬁed in the standard and the limits for the WECS connected
to the 10 KV medium-voltage network are given in Table 2. Special limits are
set for the odd-ordered integer harmonics below the 25th harmonic, as given
in Table 2. The SCR is taken to be 20 and the allowable injection limits of
individual harmonic components on the low voltage side (690 V) for the 2.2
MVA WECS are calculated.
Maximum Switch Current Ripple:
The controllability of the system is affected if the switch current has a high
ripple content [28]. Therefore, the maximum value of the peak-to-peak switch
current ripple is restricted to 0.45 pu in this design.
Reactive Power Consumption:
The current ﬂowing through the semiconductor devices, the converter side
ﬁlter inductor L f and the circulating current ﬁlter Lc can be minimized by
limiting the current drawn by the shunt branches of the harmonic ﬁlter.
Moreover, when VSCs are modulated using DPWM1, the switching losses
increase with the increase in the phase difference between the reference volt-
age and the fundamental component of the switch current. Therefore, the
switching losses can also be minimized by making the reactive power con-
sumption of the line ﬁlter as small as possible. The grid voltage may vary
over a range of 1±0.1 pu and the reactive power consumption of the shunt
branches of the line ﬁlter is restricted to 0.2 pu.
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2.1.2 Filter Design Procedure
The value of the line ﬁlter components are mainly determined based on:
• The individual voltage harmonic components that appear across the
line ﬁlter.
• The maximum value of the switch current ripple.
The magnitude of the individual harmonic frequency components that ap-
pears across the line ﬁlter is determined by the difference of the magnitude
of the corresponding harmonic frequency component in the average of the
phase voltages of the parallel interleaved legs and the magnitude of the same
harmonic frequency component in the grid voltage. The average of the phase
voltages of the parallel interleaved legs is independent of the arrangement
of the CI. Therefore, the design of the line ﬁlter can be carried out indepen-
dently. The interleaved operation of the parallel VSCs partially or completely
eliminates some of the voltage harmonic components in the average of the
phase voltages of the interleaved legs. Therefore, the reduction in the value
of the line ﬁlter components can also be achieved. A step-by-step design
procedure for the harmonic ﬁlter is described hereafter.
Virtual Voltage Harmonics:
The magnitude of the individual harmonic components in the injected grid
current is the multiplication of the magnitude of the respective harmonic
component in the averaged phase voltage and the admittance offered by the
ﬁlter at that harmonic frequency. The harmonic coefﬁcients are the function
of the dc-link voltage Vdc and the modulation index M. Therefore, for a
given value of the dc-link voltage, the magnitude of the individual harmonic
components varies with the modulation index M. In order to satisfy the
harmonic current injection limit over the entire operating range, the worst
case magnitude of the individual harmonic components of average of the
phase voltages is required. The spectrum comprises the maximum values of
the individual voltage harmonic components over the entire operating range
is deﬁned as a Virtual Voltage Harmonic Spectrum (VVHS) [61] and used for
calculating the values of the harmonic ﬁlter components.
Required Filter Admittance:
The worst case ﬁlter admittance requirement is obtained from the harmonic
current injection limit and the VVHS of the phase voltage. The required
admittance for the hth harmonic component is given as
Y∗h =
I∗h,BDEW
Vh,VVHS
(12)
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where I∗h,BDEW is the BDEW current injection limit of the hth harmonic com-
ponent and Vh,VVHS is the voltage magnitude of the corresponding harmonic
component in VVHS. The admittance transfer function of the LCL ﬁlter is
given as
YLCL(s) =
Ig(s)
VPWM(s)
∣∣∣∣∣
Vg=0
=
1
L f LgCf
1
s(s2 + ω2r,LCL)
(13)
where Vg is the grid voltage and VPWM is the switched voltage of the VSC.
The LCL ﬁlter has a resonant frequency at ωr,LCL and may magnify the har-
monic components in vicinity to resonant frequency at ωr,LCL. Therefore, the
Rd/Cd damping branch is used and the admittance transfer function of the
LCL ﬁlter with the Rd/Cd damping branch is given as
YLCL(s) =
1
L f LgCf
s+ 1RdCd
s
(
s3 +
Cf+Cd
RdCf Cd
s2 +
L f+Lg
L f LgCf
s+
L f+Lg
L f LgRdCf Cd
) (14)
The ﬁlter parameters are chosen to ensure that the admittance of the designed
ﬁlter is always less the required value of the ﬁlter admittance for all the
harmonic frequency components of interest.
2.1.3 Comparative Evaluation
The VVHS for both the cases are shown in Fig. 12. In the case of the in-
terleaved carriers, the major harmonic components appear at the 2nd carrier
frequency, as shown in Fig. 12(b), whereas for without carrier interleaving
case, the major harmonic components appear at the 1st carrier frequency, as
shown in Fig. 12(a). For without carrier interleaving case, the required value
of the ﬁlter admittance along with the admittance of the designed ﬁlter is
shown in Fig. 13. The parameters of the designed ﬁlter are listed in Table 3.
The ﬁlter parameters for the case of the carrier interleaving are also given in
Table 3, where it is evident that by interleaving the carrier signals, the value
of the harmonic ﬁlter inductor and the shunt capacitance can be reduced by
the 48% and 20%, respectively.
Table 3: Filter Parameters of the LCL ﬁlter
Parameters Without interleaving With interleaving
L f + Lg 206.4 μH (0.3 pu) 106.75 μH (0.155 pu)
(Cf + Cd) 3000 μF (0.2 pu) 2400 μF (0.16 pu)
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Fig. 12: Virtual voltage harmonic spectrum. The switching frequency is taken to be 2.55 kHz in
both the cases. (a) Without carrier interleaving, (b) with the interleaving angle of 180◦.
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Fig. 13: Admittance plot of the designed LCL ﬁlter for without carrier interleaving case, with
L f = 0.133 pu (91.7 μH), Lg = 0.166 pu (114.7 μH), Cf = 0.1 pu (1500 μF), Cd = 0.1 pu (1500 μF).
2.2 High-order Harmonic Filters
The resonant frequency of the LCL ﬁlter is given as
ωr,LCL =
√
L f + Lg
L f LgCf
(15)
Due to the presence of the complex conjugate poles, the roll-off of the high
frequency components (higher than the ωr,LCL) is -60 dB/decade. Therefore,
the LCL ﬁlter offers good attenuation to the high frequency harmonic com-
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Vx,gVx,avg
L f LgCf
Lt
Cd
Rd
Fig. 14: Trap ﬁlter with parallel Rd/Cd damping.
ponents, and it can effectively reduce the differential mode electromagnetic
interference (above 150 kHz) [63]. For two parallel VSCs, the switched volt-
ages at the VSC terminals have harmonic components concentrated around
the odd multiple of the carrier frequency. Due to the limited switching ca-
pability of the semiconductor devices used in the high power applications, a
fairly high value of the ﬁlter components are required for the LCL ﬁlter to
attenuate the major harmonic components.
2.2.1 LC Trap Filter
The value of the ﬁlter components can be reduced by using a LC trap branch,
which is tuned to attenuate the major carrier harmonics and its sideband
harmonics. This can be realized by inserting an inductor in series with the
capacitor of the LCL ﬁlter [64], as shown in Fig. 14. The use of the LC trap
branch to attenuate the sideband harmonic components around the carrier
frequency is proposed in [64, 65]. The multiple LC trap branches are used,
to attenuate the carrier harmonic and its sideband harmonic components
around the carrier frequency and its multiple, in [66, 67]. The admittance
transfer function of the line ﬁlter with the LC trap branch, commonly known
as trap ﬁlter, is given as
Ytrap(s) =
(
1
(L f + Lg) +
L f Lg
Lt
)
s2 + ω2t
s(s2 + ω2r,trap)
(16)
The resonant frequencies are given as
ωt =
1√
LtCf
ωr,trap =
1√(
L f Lg
L f+Lg
+ Lt
)
Cf
(17)
where Lt is the inductor inserted in series with the capacitor Cf of the LCL
ﬁlter.
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Table 4: Parameters of the harmonic ﬁlter with LC trap branch.
Parameters Values
L f 18.6 μH (0.027 pu)
Lg (Transformer leakage) 41.3 μH (0.06 pu)
Filter capacitor Cf 147 μF (0.01 pu)
Trap inductor Lt 6.62 μH (0.0094 pu)
Damping capacitor Cd 147 μF (0.01 pu)
sLt
1
sCt 1
sCfVx,avg(s)
Vg(s)
Rd
Ix(s) Ix,g(s)
sL f sLg
1
sCd
C = Cf + Cd
Fig. 15: The single phase equivalent circuit of the LCL ﬁlter with additional LC trap and a Cd/Rd
damping branch.
Table 5: Parameters for LCL ﬁlter with LC trap branch
Parameters Values
L f 13.76 μH (0.02 pu)
Lg (+ Transformer leakage) 48.16 μH (0.07 pu)
Trap capacitor Ct 294 μF (0.02 pu)
Trap inductor Lt 3.3 μH (0.0048 pu)
Capacitor Cf = Cd 136 μF (0.0093 pu)
The VSCs are modulated using the SVM and the ﬁlter parameters for
the LC trap ﬁlter are designed using the procedure outlined before and they
given in Table 4. Although one more inductor in the form of the trap inductor
Lt is required compared to the LCL ﬁlter, the values of the in-line components
(both L f and Lg) reduce signiﬁcantly.
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2.2.2 LCL Filter with LC Trap Branch
Due to the introduction of the complex conjugate zeros by the LC trap branch,
the roll-off of the high frequency components (higher than the ωt) is -20
dB/decade. This leads to a poor attenuation of the high frequency harmonic
components. On the contrary, the LCL ﬁlter offers good attenuation to the
high frequency harmonic components. Therefore, the LC trap branch along
with the LCL ﬁlter can be used to achieve the desired ﬁltering performance
(both at the low and the high frequency components) with small values of the
ﬁlter components. The use of such ﬁlter for single VSC is presented in [68].
However, the high frequency attenuation is compromised due to insertion
of the damping resistor in series with the capacitive branch. To overcome
this issue, LC trap branch along with the LCL ﬁlter with Rd/Cd damping
branch is proposed. The single line diagram of the proposed harmonic ﬁlter
conﬁguration is shown in Fig. 15.
The parameters of the designed harmonic ﬁlter are given in Table 5. The
value of the ﬁlter parameters are almost the same as that of the trap ﬁlter.
However, signiﬁcant improvement in the attenuation to the high frequency
harmonic components is achieved using the proposed ﬁlter. This is veriﬁed
experimentally and the results are given in the appended papers.
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3 Modulation of Parallel Interleaved VSCs
The modulation schemes of the parallel interleaved VSCs have been dis-
cussed in this section. The detailed analysis and results are included in the
following appended papers.
• Paper C: Parallel interleaved VSCs: inﬂuence of the PWM scheme on
the design of the coupled inductor.
• Paper D: Modiﬁed discontinuous PWM for size reduction of the circu-
lating current ﬁlter in parallel interleaved converters.
• Paper E: Modulation Scheme For Balancing Flux In PD Modulated
Three Parallel Interleaved VSCs With Coupled Inductor
• Paper F: An integrated inductor for parallel interleaved VSCs and PWM
schemes for ﬂux minimization.
3.1 Comparative Evaluation of the Conventional Schemes
The PWM scheme signiﬁcantly inﬂuence following performance parameters
of the parallel interleaved VSCs:
• Harmonic performance.
• Core losses in the CI.
• Switching losses.
On this performance parameters, following conventional two-level PWM schemes
are evaluated and compared:
• SVM: Center aligned space vector modulation.
• DPWM1: 60◦ clamp.
• DPWM2: 30◦ lagging clamp.
• DPWM3: 30◦ clamp.
The modulation waveform of all of these schemes are shown in Fig. 16.
3.1.1 Harmonic Performance
For the pulse width modulated VSC, the reference vector is sampled and the
active and zero vectors are applied for predetermined intervals to synthesize
the reference vector such that the volt-second balance is maintained. At any
given instant, the error between the applied voltage vector and reference
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Fig. 16: Modulation waveforms for modulation index M = 0.9. (a) SVM, (b) DPWM1, (c)
DPWM2, (d) DPWM3.
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Fig. 17: The active and zero vectors to synthesize given reference vector and corresponding error
voltage vectors.
vector exists. The error voltage vectors for a given sampling instance are
shown in Fig. J.6. The stator ﬂux ripple vector, which is a time integral of the
error voltage vector is directly related to the ripple current [43, 69–71].
In the synchronously rotating reference frame, the instantaneous error
voltage vectors depicted in Fig. 17 are given as;
−→
V err,1 = [cos ψ −Vre f ]− j sin ψ (18a)
−→
V err,2 = [cos(60◦ − ψ)−Vre f ] + j sin(60◦ − ψ) (18b)
−→
V err,z = −Vre f (18c)
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Fig. 18: Total rms value of the line current ripple (normalized) as a function of modulation index.
The time integral of the error voltage vector is known as harmonic ﬂux vec-
tor. The harmonic ﬂux vector can be decomposed into d-axis and q-axis
components, and used to evaluate the ripple current/harmonic content. The
variation of the total rms value of the line current ripple over the entire mod-
ulation range is also shown in Fig. 18. The carrier frequency is taken to be
the same in all cases, thus the number of commutations in DPWM schemes
are 2/3 than the number of commutation in the SVM. The DPWM schemes
demonstrates superior harmonic performance compared to the SVM in the
entire operating modulation range. In low modulation indices range, all the
DPWM schemes have a similar harmonic distortion, far more superior than
the SVM. For modulation indices higher than 0.6, DPWM1 has a lowest har-
monic distortion compared to other methods, followed by the DPWM2 and
DPWM3.
3.1.2 Core Losses of the Coupled Inductor
The CI suppresses the circulating current by providing magnetic coupling
between the parallel legs of each phase. Assuming tight magnetic coupling
between the windings, the excitation frequency seen by the CI has frequency
components which are concentrated around the odd multiple of the carrier
frequency (for two parallel VSCs). The high frequency excitation could lead
to signiﬁcant size reduction of CI. However, more losses due to the high
frequency ﬂux excitation and relatively small size may result into increased
loss density, and considerable thermal management is required [72, 73].
The size of the CI can be reduced by allowing operation at high peak ﬂux
density, which leads to increased losses. Thus the volume optimized design
of the CI may result into thermally limited design, where the maximum ﬂux
density in the core is determined by the heat dissipation capability of the
CI [74]. For parallel interleaved converter, the PWM scheme has a strong
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Fig. 19: Variation of the the maximum peak ﬂux linkage with the modulation index. The ﬂux-
linkage is normalized with respect to the VdcTs.
inﬂuence on maximum peak ﬂux density and the losses in CI. The variation in
the peak ﬂux-linkage with the modulation index for different PWM schemes
[75] is plotted in Fig. 19. The maximum value of the peak ﬂux linkage is the
same in all PWM schemes, however the ﬂux-linkage pattern is different. As
a result, the core losses would be different in each of the scheme, which is an
important factor in determining size and efﬁciency of the CI.
The Improved Generalized Steinmetz Equation (IGSE) [76, 77] is used to
calculate core losses. Considering tightly coupled system, the effect of the
leakage ﬂux is neglected. The loss per unit volume Pv is evaluated using
Pv =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (19)
where α, β and ki are the constants determined by the material characteris-
tics. To compare the PWM method independent of the design parameters, the
volumetric losses in each of the DPWM scheme is normalized with respect
to the volumetric losses of the SVM. Fig. 20 shows that the DPWM3 out-
performs other schemes in terms of the core losses. All the DPWM schemes
have a lower core losses compared to SVM at lower modulation indices. The
switching sequences of DPWM2 are the same as the switching sequences
of DPWM1 in one sub-sector (0◦ < ψ  30◦), and switching sequences of
DPWM3 in other sub-sector (30◦ < ψ  60◦). Therefore, the core losses in
case of DPWM2 is an average of core losses of DPWM1 and core losses of
DPWM3 as depicted in Fig. 20. For higher modulation indices, the DPWM1
has a highest core losses in CI, followed by the DPWM2 and SVM.
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Fig. 20: The core losses in the CI with different PWM schemes. The core losses are normalized
with respect to that of the SVM. The carrier frequency is taken to be the same in all cases.
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Fig. 21: Switching loss characteristics of different PWM schemes. The carrier frequency is taken
to be the same in all cases.
3.1.3 Switching losses
Although the switching losses behavior of PWM scheme in parallel inter-
leaved VSCs is not different than the single inverter case (Assuming that the
circulating current is suppressed and has no effect on the switching losses),
the switching loss comparison is derived from [78] for the sake of completion.
The switching loss characteristics of different PWM schemes, characterized
by the Switching Loss Function (SLF) [78] is plotted in Fig. 21. The DPWM1
has minimum switching losses for a displacement angle close to zero. The
DPWM2 is most efﬁcient for a lagging power factor load with the displace-
ment angle varying from 15◦to 75◦.
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Fig. 22: Switching sequences of the proposed scheme in each sub-sector.
3.2 Size Reduction of the Circulating Current Filter
The circulating current can be suppressed by using the CI ot the CM inductor.
A PWM scheme to reduce the size of these components is proposed hereafter.
3.2.1 Coupled Inductor
The design of the CI may be thermally limited, specially when the 0.35 mm
grain-oriented laminated steel is used as a core material. A PWM scheme to
reduce the core losses in the CI is presented in this paper. This PWM scheme
uses the division of the active vectors within a half-carrier cycle to ensure
simultaneous occurrence of the same zero vector in both of the VSCs.
The sequences used in the proposed PWM scheme are depicted in
Fig. 22. The numbers shown in Fig. 22 represent the sequence in which the
voltage vectors are applied, e.g. 1012 represents that
−→
V 1,
−→
V 0,
−→
V 1, and−→
V 2 are applied in sequence. The discussion is restricted to the ﬁrst sector of
the space vector diagram. The same discussion applies to other sectors due
to the symmetry. From Fig. 22, it is evident that each phase discontinues
switching for one third period of the fundamental cycle. For example, phase
A is clamped twice to the positive dc-link for 30◦  ψ < 60◦ and 300◦ 
ψ < 330◦ and clamped twice to the negative dc-link for 120◦  ψ < 150◦ and
210◦  ψ < 240◦ in a fundamental period. The active voltage vector with
the maximum dwell time is divided into two intervals and applied twice in a
half-carrier cycle. Therefore, one of the phase legs is switched twice, whereas
one phase does not switch in a given sampling interval. Hence, it is referred
to as the modiﬁed DPWM in this paper.
If the reference vector is in sub-sector 1, as shown in Fig. 22, the dwell
time of
−→
V 1 is more than the dwell time of
−→
V 2. Thus, the dwell time of
−→
V 1
is divided, and
−→
V 0 is applied in between to ensure simultaneous occurrence
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Fig. 23: Proposed modulation scheme: Switching sequences and CM voltages of both the VSCs
with an interleaving angle of 180◦. (a) sub-sector 1: 0◦ ≤ ψ < 30◦, (b) sub-sector 2: 30◦ ≤ ψ <
60◦.
of the same zero vector in both VSCs. The reverse is true for sub-sector 2.
Therefore, in sub-sector 1 (0◦  ψ < 30◦), T1 is divided into two intervals
and can be given as
T1 = K1T1 + (1− K1)T1 (20)
where 0  K1  1. Similarly, in sub-sector 2 (30◦  ψ < 60◦), T2 is divided
into two intervals;
T2 = K2T2 + (1− K2)T2 (21)
where 0  K2  1. The ﬂexibility offered by the division of the active vectors
is used to ensure simultaneous occurrence of the same zero vectors in both
35
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VSCs.
The switching sequences and the CM voltages in sub-sector 1 and sub-
sector 2 for the proposed scheme are shown in Fig. 23(a) and Fig. 23(b),
respectively for a switching cycle. In sub-sector 1, the value of K1 is updated
in each half-carrier cycle, while K2 is equal to one. In sub-sector 2, K2 is
varied, and K1 is equal to one. The careful observation of the switching
sequence depicted in Fig. 23 reveals that the same zero vector of both VSCs
can coexist if
K1 =
T1 + T2
2T1
,K2 = 1 (22)
in sub-sector 1 and
K1 = 1,K2 =
T1 + T2
2T2
(23)
in sub-sector 2. The variation of K1 and K2 over a sector is depicted in Fig.
24. The peak value of the ﬂux linkage as a function of the modulation index
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Fig. 25: Comparison of the maximum value of the peak ﬂux linkage as a function of the modu-
lation index. The ﬂux linkage is normalized with respect to the VdcTs.
is shown in Fig. 25. The maximum value of the peak ﬂux linkage is the same
in all cases. However, the ﬂux linkage pattern is different, which affects the
core losses, and thus the design of the CI. Lower core losses over the entire
modulation range are observed for the proposed method compared to the
other considered schemes, as shown in Fig. 26.
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Fig. 26: CLF as a function of the modulation index.
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Fig. 27: Comparison of the maximum values of the peak CM ﬂux linkage as a function of the
modulation index. The ﬂux linkage is normalized with respect to VdcTs.
3.2.2 Common Mode Inductor
In the CM inductor, the magnetic coupling between the phases is used to sup-
press the circulating current. Since all three phases are wound on the same
core, the ﬂux linkage is proportional to the average of the phase currents. The
ﬂux linkage is three times the CM ﬂux linkage, where the CM ﬂux linkage is
given as
λCM(t) =
λA(t) + λB(t) + λC(t)
3
=
∫
(VCM1 −VCM2) dt (24)
where VCMn is the CM voltage of the nth VSC. The CM inductor can be made
smaller by reducing the peak value of the CM ﬂux linkage. The maximum
value of the peak CM ﬂux linkage as a function of the modulation index is
shown in Fig. 27.
For SVM, the maximum value of the peak ﬂux linkage increases as the
modulation index decreases. Therefore, for applications demanding opera-
tion over the full modulation range, the CM inductor has to be designed for
the maximum ﬂux linkage, which occurs at low modulation indices. On the
other hand, the CM is subjected to maximum ﬂux linkage for a modulation
37
index M = 2/3 if DPWM1 is employed. The proposed PWM scheme has
the lowest peak ﬂux linkage, compared to other PWM schemes, for the entire
modulation range. As a result, small CM inductor can be realized.
3.2.3 Harmonic Performance and Switching Losses
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Fig. 28: Total rms value of the line current ripple (normalized) as a function of modulation index.
The variation of the rms value of the line current ripple over the entire
modulation range is shown in Fig. 28. The total rms value of the line current
ripple for the proposed PWM scheme closely matches that of the SVM. For
SVM, the harmonic content for low modulation indices is slightly less com-
pared to the proposed PWM scheme. On the other hand, the line current
quality in the case of the proposed PWM scheme is marginally better than
that of the SVM at higher modulation indices (M>0.9).
Although one of the phase legs is clamped to dc-link for one third period
of the fundamental cycle in the proposed scheme, an additional commuta-
tion is introduced in another leg due to the active vector division. Thus, the
switching losses are also evaluated. The switching loss function (SLF) [78] is
used to compare the switching losses of the proposed PWM with other PWM
schemes. The turn-on and turn-off characteristics of the semiconductor de-
vices are assumed to be linear with respect to time. The contribution of the
ripple current towards the switching losses is also neglected. Since the SLF
normalizes the switching loss of the proposed method with respect to the
switching loss of SVM, the relative error is small despite the simpliﬁed loss
model [78] used. The SLF for the proposed method is given as
SLF =
⎧⎪⎨
⎪⎩
1+ ( 2−
√
3
2 ) cos φ, 0  |φ| < π6
cos φ + 12 sin φ,
π
6  |φ| < π3
2− ( 2
√
3−1
2 ) sin φ,
π
3  |φ|  π2
(25)
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Fig. 29: Comparison of the switching losses.
where φ is the displacement power factor angle. The SLFs for the proposed
PWM scheme along with that of the SVM and DPWM1 are plotted in Fig. 29.
For the unity power factor applications, the switching losses are minimum
if DPWM1 is used. For a displacement power factor angle higher than 53◦,
the proposed method has lower switching losses compared to that of the
SVM. However, for a displacement power factor angle in the vicinity of zero,
the proposed method has high switching losses. On the other hand, for the
reactive power compensation applications, the use of the proposed PWM
scheme results in the lowest switching losses, as shown in Fig. 29.
3.2.4 Reduced CM Voltage PWM Schemes
The dwell time of the zero voltage vector has signiﬁcant impact on the peak
value of the CM ﬂux linkage λCM and the peak value of the CM ﬂux linkage
λCM can be reduced by avoiding the use of the zero voltage vector. Several
PWM schemes, which do not use zero vectors to synthesize the
−→
V re f , are re-
ported in the literature [79]. Out of these reported schemes, the most suitable
schemes for parallel interleaved VSCs with the proposed integrated inductor
are identiﬁed and their effect on the λCM is discussed.
An Active Zero State PWM (AZSPWM) scheme uses two adjacent active
voltage vectors and two near opposing active vectors [80–83]. The active volt-
age vectors that are 120◦ apart are used in a Remote State PWM (RSPWM)
scheme [84]. However, the number of commutations in a switching cycle is
increased compared to that of the SVM and may not be feasible in high power
applications due to the high switching losses. A Near State PWM (NSPWM)
employs three nearest active voltage vectors to synthesize the
−→
V re f [85, 86].
Out of these PWM schemes, the AZSPWM and the NSPWM are adopted to
modulate the parallel interleaved VSCs because of their superior harmonic
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Fig. 30: NSPWM. (a) Switching sequences involved in the near state PWM. Numbers repre-
sents the switching sequence, (b) Formation of a reference space vector Vre f by the geometrical
summation of the three nearest voltage vectors in the region 1.
performance, as discussed hereafter.
Near State PWM:
The NSPWM scheme employs three nearest active voltage vectors to syn-
thesize the reference voltage vector
−→
V re f . Fig. 30(a), shows the switching
sequences used in the different sectors of the space vector diagram, where the
number represents the sequence in which the corresponding voltage vectors
are applied. Depending on the switching sequences involved, the space vec-
tor diagram is divided into six regions. The switching sequence 612 is used
in both sub-sector 1 (0◦ ≤ ψ < 30◦) and sub-sector 12 (330◦ ≤ ψ < 360◦) and
these two sub-sector together constitute region 1.
The geometrical formation of the
−→
V re f in region 1 is depicted in Fig.
30(b). The active voltage vectors
−→
V1 ,
−→
V2 , and
−→
V6 are used and their respec-
tive dwell times are given as
T1 = (
√
3Vα,rVdc +
Vβ,r
Vdc
− 1)Ts (26a)
T2 = (1− 2√3
Vα,r
Vdc
)Ts (26b)
T6 = (1− 1√3
Vα,r
Vdc
− Vβ,rVdc )Ts (26c)
where Vα,r and Vβ,r are the α and β components at the start of the region. For
the region 1, these components are given as
Vα,r1 =
√
3
2
Vα − 12Vβ , Vβ,r1 =
1
2
Vα +
√
3
2
Vβ (27)
Let the modulation index M be the ratio of the amplitude of the reference
phase voltage to the half of the dc-link voltage. In NSPWM, the value of
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Fig. 31: Switching sequences involved in the active zero state PWM.
M should not fall below 0.769 in order to ensure positive dwell times of
the active voltage vectors. Therefore, the modulation index M should be
restricted within a range of 0.769 to 1.154, which is sufﬁcient for most grid-
connected applications in a normal operating mode. However, the VSC is
required to operate in a low modulation index region during the low voltage
ride through and AZSPWM is used in this region.
AZSPWM Scheme:
The adjacent active voltage vectors and the two near opposing active volt-
age vectors are used to formulate the reference voltage vector
−→
V re f [80–82].
The switching sequences involved in the AZSPWM are shown in Fig. 31. The
active voltage vectors
−→
V1 ,
−→
V2 ,
−→
V3 , and
−→
V6 are used in sector 1, and their
respective dwell times are given as
T1 = 2√3
|−−→Vre f |
Vdc
Ts sin(60◦ − ψ) (28a)
T2 = 2√3
|−−→Vre f |
Vdc
Ts sin(ψ) (28b)
T3 = T6 = (Ts − T1 − T2)/2 (28c)
The dwell time of the adjacent active vectors (T1, T2) is the same as that of
the conventional SVM. However, instead of using the zero vectors, two near
opposing active voltage vectors (
−→
V3 ,
−→
V6 ) are used. As a result, the linear op-
eration over the entire modulation range (0 ≤ M < 2/√3) is achieved.
The variation in the peak CM ﬂux linkage λCM,pmax with respect to the
modulation index M for both the NSPWM and the AZSPWM is plotted in
Fig. 32 and compared with that of the SVM and the DPWM1. The maxi-
mum values of the CM ﬂux linkage for the entire linear modulation range for
each of the PWM schemes are shown in Table 6. The CM ﬂux linkage values
are normalized with respect to the VdcTs. Considering the maximum value
of the CM ﬂux linkage of the SVM as a base value, the reduction achieved
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Fig. 32: The variation of the maximum value of the ﬂux linkage in the common leg as a function
of the modulation index. The λCM,pmax is normalized with respect to the VdcTs. For the NSPWM,
the λCM,pmax is plotted only for the linear modulation range of 0.769  M  1.154.
Table 6: Maximum value of the CM ﬂux linkage over the entire linear modulation range
PWM Maximum ﬂux-linkage (normalized) Reduction
SVM 0.37 (M = 0) 100%
DPWM1 0.25 (M = 2/3) 67%
NSPWM 0.12 (M = 2√
3
) 32%
AZSPWM 0.082 (M = 0, M = 2√
3
) 22%
by other PWM schemes is given in Table 6. A considerable reduction in the
maximum CM ﬂux-linkage is achieved using the AZSPWM (78% reduction
compared to SVM and 66% reduction compared to the DPWM1). The use of
the NSPWM also results in substantial reduction in the maximum value of
the CM ﬂux-linkage.
The harmonic performance is evaluated by obtaining Normalized Weighted
Total Harmonic Distortion (NWTHD) of the line-to-line voltage, where NWTHD
is deﬁned as
NWTHD =
M
√
∞
∑
h=2
(Vh/h)2
Vf
(29)
The NWTHD for all of the PWM schemes are shown in Fig. 33. The NWTHD
of SVM is the same as that of the AZSPWM. Similarly, the NWTHD in
the case of the NSPWM in the linear modulation range (0.769 ≤ M <
2/
√
3) is the same as the DPWM1. Although NSPWM is a discontinuous
PWM scheme, it demonstrates better harmonic performance compared to
the AZSPWM. Therefore, the use of the NSPWM results in improved har-
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Fig. 33: Theoretical variation of the NWTHD with a modulation index M of the parallel inter-
leaved VSCs with an interleaving angle of 180◦.
monic performance and reduced switching losses. In order to operate the
VSCs in the full modulation range, AZSPWM in the low modulation index
range (0 ≤ M < 0.769) and NSPWM in the high modulation index range
(0.769 ≤ M < 2/√3) can be used.
3.3 Nearest Three Vector Modulation
For the parallel connected 2L-VSCs, multi-level voltage waveforms can be
achieved by interleaving the carrier signals. Therefore, the parallel connected
2L-VSCs can be treated as a multi-level converter. For the multi-level con-
verter, the harmonic proﬁle of the synthesized voltage can be improved by
using the Nearest Three Vector (NTV) [40, 87, 88]. For the carrier compari-
son implementation, NTV can be achieved using the Phase-Disposition (PD)
modulator. However, the CI would saturate due to the dc ﬂux injection, if
the conventional PD PWM implementation is applied to the parallel VSCs. A
PD PWM scheme to ensure ﬂux balancing in the CI and the volt-sec balance
to synthesize the reference voltage space vector, even during the band tran-
sition is proposed. The proposed implementation uses only a single carrier
signal and can easily be implemented using a digital signal processor. The
CI saturation issue during the band transition under the PD PWM scheme is
also explored and the band strategy to avoid this problem is presented.
The harmonic performance of two parallel interleaved VSCs for all the
considered PWM schemes is shown in Fig. 34. The proposed PD modula-
tor demonstrate signiﬁcant improvement in the harmonic performance. The
harmonic performance for three parallel VSCs is also compared and shown
in Fig. 35. The proposed modulator avoids the CI saturation by introducing
additional commutation during the band transition, which will increase the
switching losses. Therefore, the semiconductor losses in both the cases are
evaluated. A 3.45 MW, 690 V converter system with three parallel VSCs is
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Fig. 34: Harmonic performance comparison of various PWM schemes for two parallel VSCs.
The carrier frequency is taken to be the same in all PWM schemes.
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Fig. 35: Harmonic performance of the PS PWM and the proposed scheme, evaluated under the
constant loss condition for the full load unity power factor application.
considered as an example system. The VSCs are assumed to be operated to
share the equal current. The 1700 V, 1000 A IGBT with anti-parallel diode
from Inﬁneon (FF1000R17IE4) is considered. The conduction losses of the
IGBT and the diodes, the turn-on and turn-off losses of the IGBTs and the
recovery losses of the diodes are calculated using the parameters given in the
datasheet. The dc-link voltage is set to be 1100 V. The effects of the junc-
tion temperature on the losses is also considered, where the junction-to-case
thermal behavior of the IGBTs and the diodes is modeled using the Foster
network representation of the thermal equivalent circuit. The case tempera-
ture is assumed to be constant at 60◦C.
The semiconductor losses are evaluated at full load conditions with a
displacement power factor of one. The carrier frequency is taken to be
fc = 3× 1650 Hz for the proposed scheme. Three 120◦ phase-shifted carrier
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Fig. 36: Total semiconductor losses in the case of the PS PWM and the proposed scheme evalu-
ated at the full load condition with the power factor of one. Switching frequency is 1.65 kHz in
both cases. PcT , PsT , PcD , and PsD are the IGBT conduction losses, IGBT switching losses, diode
conduction losses, and diode switching losses, respectively.
Table 7: Filter Parameters of the proposed ﬁlter and the LCL ﬁlter
Parameters Phase-shifted Carriers Proposed PD modulator
L f 36 μH 22 μH
Lg 32.6 μH 32.6 μH
Cf + Cd 1500 μF 1100 μF
signals with the carrier frequency of 1650 Hz are used for the PS PWM. The
total semiconductor losses (of all three VSCs) in both the cases are shown in
Fig. 36. The conduction losses in both the cases are almost the same, whereas
the switching losses in the case of the proposed scheme is slightly higher than
that of the PS PWM, as expected due to the additional commutations during
the band transition. The switching losses in the IGBTs are higher by 0.47 kW,
whereas the switching losses in the diodes are higher by 0.25 kW.
In order to evaluate the harmonic performance under the constant loss
conditions, the carrier frequency in the case of the PS PWM is increased to
1700 Hz. The NWTHD over the full modulation range is shown in Fig. 35. As
the proposed scheme realizes the PD PWM, it demonstrates a better harmonic
performance over a wide modulation indices region (0.4 ≤ M ≤ 2/√3). For
the grid connected applications, where the converters typically operates with
a modulation index in vicinity to one, the use of the proposed scheme results
in the 44% reduction in the NWTHD compared to the PS PWM (at M = 1).
The PS PWM is marginally better than the proposed scheme at lower modu-
45
lation index due to the higher carrier frequency (constant loss condition).
The advantages achieved by the proposed PD modulator is also evaluated
for the grid-connected applications. A 3.45 MW, 690 V WECS is considered.
The LCL ﬁlter with the Rd/Cd damping branch is designed for both the pro-
posed PD modulator and the conventional phase-shifted carrier scheme. The
parameters of the designed ﬁlter are given in Table 7. The use of the pro-
posed modulator leads to 39% reduction in the value of the inductor and
27% reduction in the shunt capacitance.
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4 Magnetic Integration
The circulating current between the parallel VSCs can be suppressed by in-
troducing impedance in the circulating current path. This can be achieved
using the CI. Therefore, for interleaved operation of parallel VSCs, two dis-
tinct magnetic components may be required:
• Circulating current inductor Lc (CI).
• Line ﬁlter inductor L f (commonly referred to as a boost inductor) for
improving the line current quality.
The volume of the inductive components can be reduced by integrating both
of these functionalities into a single magnetic component and it is presented
in this section. The detailed analysis and results are included in the following
appended papers.
• Paper F: An integrated inductor for parallel interleaved VSCs and PWM
schemes for ﬂux minimization.
• Paper G: Integrated Inductor for Interleaved Operation of Two Parallel
Three-phase Voltage Source Converters.
• Paper H: An integrated inductor for parallel interleaved three-phase
voltage source converter.
• Paper I: Magnetic integration for parallel interleaved VSCs connected
in a whifﬂetree conﬁguration.
• Paper J: Optimized harmonic ﬁlter inductor for dual-converter fed open-
end transformer topology.
• Paper K: Dual converter fed open-end transformer topology with par-
allel converters and integrated magnetics.
4.1 Integrated Inductor
A three-phase integrated inductor for arbitrary number of parallel interleaved
VSCs is proposed. The proposed integrated inductor combines the function-
ality of both the line ﬁlter inductor L f and the circulating current inductor
Lc. The magnetic structure of the proposed three-phase integrated inductor
for n number of parallel VSCs is shown in Fig. 37 (n = 4 in the illustration).
The magnetic core is composed of three identical magnetic structure belong-
ing to each of the phases of the three-phase system. Such magnetic structure
is referred to as a cell. Each cell contains n limbs, magnetically coupled to
each other using the yokes, as shown in Fig. 37. Small inherent air gap exists
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Fig. 37: Magnetic structure of the proposed integrated three-phase inductor for n number of
parallel connected VSCs (n = 4 in this illustration).
when the limbs and the yokes are arranged together to form the cell struc-
ture. Therefore an intentional air gap is avoided (which otherwise may be
needed to avoid saturation) to achieve high circulating current ﬁlter induc-
tance Lc. Each limb carries a coil having N turns and all the coils are wound
in the same direction. For a three phase system, three such cell are used, as
shown in Fig. 37. The cells of all the three phases are magnetically coupled
using the top and bottom bridge yokes. The necessary air gaps are inserted
between the cells and the bridge yokes. The magnetic structure shown in
Fig. 37 has six ventilation channels that can be used for guiding the air ﬂow
from bottom to top for better cooling. The start terminal of the coils of a cell
belonging to phase x is connected to the output terminal of the respective
VSC leg xk of the corresponding phase and the end terminal is connected to
a common connection point of that phase xc.
The line ﬁlter inductance offered by the integrated inductor is obtained
using the simpliﬁed reluctance model and it is given as
L f ≈
μ0N2Ag
2nlg
(30)
where μ0 is the permeability of the air, Ag is the cross-section area of the air
gap, and lg is the length of the air gap. As it is evident from (30), the line
inductance value mainly depends on the geometry of the air gap.
The behavior of the circulating current can be expressed as
−→
VSx = Lc
d
dt
−→
Ix,c +Vxvo (31)
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Table 8: System Speciﬁcations
Parameters Values
No. of parallel VSCs n 3
Power P 15 kW
Switching frequency fs 1.65 kHz
AC voltage (line-to-line) 400 V
DC-link voltage Vdc 650 V
Line ﬁlter inductor L f 0.85 mH
where
−→
VSx is the switched output voltage vector,
−→
Ix,c is the circulating current
vector, Vxvo is the average of the switched output voltages, and Lc is the
circulating current inductance matrix and given as
−→
VSx =
[
Vx1o Vx2o . . . Vxno
]T (32)
−→
Ix,c =
[
Ix1,c Ix2,c . . . Ixn ,c
]T (33)
Lc =
⎡
⎢⎢⎢⎣
(n− 1)Lm1 −Lm1 · · · −Lm1
−Lm1 (n− 1)Lm1 · · · −Lm1
...
...
...
...
−Lm1 −Lm1 · · · (n− 1)Lm1
⎤
⎥⎥⎥⎦ (34)
where Lm1 is given as
Lm1 =
1
n
N2
	 =
1
n
N2
	l +	y (35)
It is evident that Lm1 is independent of the air gap geometry and depends
only on the reluctances of the limb and yokes (and the reluctance of the in-
herent air gaps). The value of the Lm1 and therefore the inductance offered to
the circulating current can be increased by using high permeability magnetic
material for the cells.
The advantages offered by the proposed integrated inductor is demon-
strated by comparing it with the system with three separate CIs and a three
phase line ﬁlter inductor L f for three parallel interleaved VSCs. The system
parameters are given in Table 8. The integrated inductor is designed and
build for this system and photograph of the implemented integrated induc-
tor is shown in Fig. 38. In the case of the conventional solution, separate CI
is used for each of the phases. For three parallel VSCs, three limb magnetic
structure is required for the CI. Similarly, three limb magnetic structure is
also used for the line ﬁlter inductor to accommodate all three-phases.
The volume of the different materials in case of both the solutions are
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Fig. 38: Photograph of the implemented integrated inductor.
Table 9: Volume comparison of integrated inductor with a combination of three CIs and L f
Volume ( in ltr. ) Integrated inductor Three CIs + L f % Change
Copper 0.322 0.44 73%
Amorphous alloys 1.046 0.947 110%
Laminated steel 0.226 0.470 48%
Total 1.594 1.857 85%
calculated and the results are presented in Table 9. For the system parameters
considered in this paper, the use of integrated inductor results in a volume
reduction of the copper by 27% and a volume reduction of the laminated
steel by 52%. However, the volume of the amorphous alloys increases by
10%. The total volume the integrated inductor is 15% less than that of the
state-of-the-art solution.
4.2 Integrated Inductor for Whifﬂetree Conﬁguration
The integrated inductor presented in previous section is very effective in sup-
pressing the circulating current. However, the magnetic structure is asym-
metrical (for more than two limbs). The symmetry can be achieved by using
a whifﬂetree conﬁguration, as shown in Fig. 39. Two limb CI is used as a
basic building block and the ﬁlter arrangement is shown in Fig. 40 can be
realized using it. Two interleaved VSC legs of a respective phase are mag-
netically coupled using the CIH , whereas CIL used to couple remaining two
VSC legs (refer Fig. 39). The magnetic coupling between these two groups
is achieved using the third CI (CIG). One of the main advantages of the
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Fig. 39: Whifﬂetree conﬁguration for parallel interleaved voltage source converters [48].
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Fig. 40: Whifﬂetree conﬁguration using the two limb CIs as a basic building block. The subscript
x represents phases x = {a, b, c}.
whifﬂetree conﬁguration is the magnetically symmetrical structure of all CIs.
However, it can only be only used for the even number of parallel VSCs. The
integrated inductor is proposed for four parallel VSCs, which combines the
functionality of the line ﬁlter inductor L f and the CIH and the CIL.
The system comprises of four parallel VSCs with the proposed integrated
inductor is shown in Fig. I.4(a). All four VSCs share a common dc-link and
the carrier signals are symmetrically interleaved, i.e. the carrier signals are
phase shifted from each other by 90◦. The carrier signals of the VSC1 and
VSC3 are phase shifted by 180◦ from each other and these two VSCs form
the High-Side Converter Group (HSCG). Similarly, VSC2 and VSC4 forms
the Low-Side Converter Group (LSCG), and use the carrier signals that are
phase shifted from each other by 180◦.
The proposed integrated inductor for such systems is shown in Fig. 42,
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Fig. 41: Four parallel interleaved VSCs with the proposed integrated inductor. (a) System
schematic, (b) Equivalent electrical model of the integrated inductor. The subscript x represents
phases x = {a, b, c}
where two different core geometries are shown. The magnetic structure com-
prises of two cells. The cell is a two limb CI structure and each limb carries a
coil with N number of turns. Both of these coils in the given cell are wound
in the same direction. The limbs are magnetically coupled to each other us-
ing the top and the bottom yokes.
Out of these two cells, one of the cells magnetically couples the interleaved
legs of the respective phases of the HSCG, whereas the other cell belongs to
the LSCG. The input terminals of the coils of the high-side cell are connected
to the output of VSC1 (x1) and VSC3 (x3) and the output terminals of these
coils are connected together to form the common output xH . Similarly, the
output of VSC2 (x2) and VSC4 (x4) are connected to the input terminal of the
coils of the low-side cell. Whereas, the other end of the coils are connected
together to form the common output terminal xL. The winding direction of
the coils of the high-side cell is opposite to that of the coils of the low-side
cell. The high-side and the low-side cells are magnetically coupled to each
other using the bridge legs, as shown in Fig. 42(a). The necessary air gaps
have been inserted between the cells and the bridge legs. The output termi-
nals of the HSCG and the LSCG are connected to another CI (CIG), as shown
in Fig. 41(a).
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Fig. 42: Magnetic structures of the proposed integrated inductor. Two different arrangements of
the bridge legs are shown. Based on the direction of the laminations, one of the arrangement can
be used. The subscript x represents the phase, x = {a, b, c} (a) Suitable for the ferrite cores. It can
be also used when the cells are made from the tape wound core, (b) Suitable for the laminated
cores.
Table 10: System Parameters for simulation and experimental studies
Parameters Values
Total power S 11 kVA
No. of VSCs 4
Interleaving angle 90◦
DC-link voltage Vdc 650 V
Switching frequency fs 1250 Hz
PWM scheme Space vector modulation
Line ﬁlter inductance L f 2.3 mH (0.05 pu)
The prototype of the realized integrated inductor is shown in Fig. 43.
The volume of the different active materials of the proposed ﬁlter arrange-
ment is compared with the volume of the state-of-the-art solution, shown in
Fig. 40 for the the system parameters speciﬁed in the Table 10. Moreover, the
losses in the magnetic components in both the cases are also compared.
The bridge legs of the integrated inductor and the line ﬁlter inductor in
Fig. 40 is assumed to be made from the 0.35 mm laminated silicon steel,
whereas the amorphous alloys 2605SA1 is considered as a magnetic material
for the cells of the integrated inductor and for the CIH , CIL, and CIG in Fig.
40. As the core losses in the amorphous alloys 2605SA1 is lower compared
to the laminated silicon steel, it is used for cells of the magnetic structures
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Fig. 43: Pictures of the implemented inductor.
Table 11: Volume comparison of the active materials of the magnetic components in the pro-
posed solution with the state-of-the-art solution shown in Fig. 40
Material State-of-the-art Proposed % reduction
Amorphous alloy 2605SA1 1.477 Ltr. 1.221 Ltr. 17.3%
Laminated steel 1.28 Ltr. 0.63 Ltr. 49%
Copper 0.385 Ltr. 0.337 Ltr. 12.4 %
which carry the switching frequency circulating ﬂux component. However,
the price of the amorphous alloys 2605SA1 is higher compared to the lam-
inated silicon steel. Therefore to reduce the cost, laminated silicon steel is
used for the bridge legs, which carry the common ﬂux component with pre-
dominant fundamental frequency component. The design of the CIG that is
used to suppress the current between the HSCG and the LSCG is taken to be
the same in both cases. The ﬂux densities in the cores and the current density
in the coils are taken to be the same in both the cases.
The volume of the different materials in both the cases for all the three
phases are given in Table 11. In the ﬁlter arrangement shown in Fig. 40, the
windings of the line ﬁlter inductor carries full line current and it is completely
eliminated in the proposed solution. Therefore, the designer may choose to
increase the number of turns in the coils of the integrated inductor to reduce
the size of the amorphous alloy. In this comparison, the number of turns in
the integrated inductor is taken to be 10% higher than the number of turns
in the CIH and CIL in the ﬁlter arrangement shown in Fig. 40. This results
in the 17.3% saving in the amorphous alloy and 12.4% reduction in copper.
Furthermore, the volume of the laminated steel is reduced by 49% in the pro-
posed solution.
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Table 12: Core and copper losses comparison. The losses of all the three phases are listed.
Item load State-of-the-art Proposed % reduction
Core losses (W)
0.5 pu 35.6 27.3 23%
1 pu 39.8 29 27%
Copper losses (W)
0.5 pu 21.5 15.1 29%
1 pu 76.3 55.8 26%
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Fig. 44: The system conﬁguration of the dual converter fed open-end winding transformer topol-
ogy with two separate dc-links. The open-end primary windings are fed from two-level voltage
source converters.
The core and the copper losses of the proposed integrated inductor are
evaluated and the total losses of all the three integrated inductor (for three
phase system) are given in Table 12. The inductor losses in the case of the
state-of-the-art solution are also evaluated at the 50% of the rated load and
100% of the rated load conditions. The losses in the integrated inductor are
low compared to the state-of-the-art solution at both the loading conditions.
The total losses in the integrated inductors at the rated load conditions are
84.8 W, compared to the 116.1 W in the case of the state-of-the-art solutions
(27% reduction).
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4.3 Integrated Inductor for Medium Voltage Converters
Many high power converter systems are often connected to the medium volt-
age network and a step-up transformer is used to match the voltage levels
of the converter with the medium voltage grid. In some applications, the
transformer is also required for providing galvanic isolation. In such sys-
tems, the converter-side windings of the transformer can be conﬁgured as an
open-end. This open-end transformer winding can be fed from both the ends
using the two-level Voltage Source Converters (VSCs) [89], as shown in Fig.
44. The number of levels in the output voltages is the same as that of the three
level Neutral point clamped (NPC) converter and each of the two-level VSC
operates with the half of the dc-link voltage than the dc-link voltage required
for the three level NPC. This enables the simple and proven two-level VSC
to be used in medium voltage applications. For example, converter system
connected to the 3.3 kV grid can be realized using the dual-converter with
two-level VSCs having a switch voltage rating of 4.5 kV.
An LCL ﬁlter is commonly used in high power grid-connected applica-
tions [90] and one of the possible arrangement of the LCL ﬁlter for the dual-
converter fed open-end transformer topology is shown in Fig. 44. The leak-
age inductance of the transformer is considered to be a part of the grid-side
inductor of the LCL ﬁlter. Two VSCs (denoted as High-Side Converter (HSC)
and Low-Side Converter (LSC) in Fig. 44) are connected to a common shunt
capacitive branch of the LCL ﬁlter through the converter-side inductors L fH
and L fL , respectively. The magnetic integration of the L fH and L fL is pre-
sented in this paper. As a result of this magnetic integration, the ﬂux in the
common part of the magnetic core is completely canceled out. This leads to
substantial reduction in the size of the converter-side inductor.
The three-phase three-limb converter-side inductor for both the HSC and
the LSC are shown in Fig. 45(a). These two inductors can be magnetically
integrated as shown in Fig. 45(b), where both the inductors share a common
magnetic path. The magnetic structure has six limbs, on which the coils are
wound. The upper three limbs belong to the L fH , whereas the lower three
limbs receive the coils corresponding to the L fL . The upper limbs are mag-
netically coupled using the top bridge yoke, whereas the lower three limbs
are magnetically coupled using the bottom bridge yoke. The upper and the
lower limbs share a common yoke, as shown in Fig. 45(b). The ﬂux com-
ponents in the common yoke are zero and therefore the common yoke can
be completely removed, as shown in Fig. 45(c). The integrated inductor has
only two yokes, compared to four in the case of the separate inductors. As
a result, substantial reduction in the volume of the inductor can be achieved
through magnetic integration of L fH and L fL .
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Fig. 45: Magnetic structure. (a) Separate inductors for the HSC and the LSC, (b) Flux cancellation
through magnetic integration, (c) Proposed integrated inductor.
Table 13: System speciﬁcations
Parameters Values
Power S 6.6 MVA (6 MW)
Switching frequency fsw 900 Hz
AC voltage (line-to-line) Vll 3300
Rated current 1154 A
DC-link voltage (VdcH = VdcL ) 2800 V
Modulation index range 0.95 ≤ M ≤ 1.15
Lg (including transformer leakage ) 525 μH (0.1 pu)
4.3.1 Design Optimization
The design optimization of the integrated inductor for the high power WECS
is carried out. The system speciﬁcations of the WECS is given in Table 13.
The typical wind proﬁle and the power output of a wind turbine over an
one year span is shown in Fig. 46. As it is evident from Fig. 46, the power
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Fig. 46: Wind proﬁle and associated output power of a typical 6 MW wind turbine.
processes by the converter varies in large range and optimizing the inductor
for a speciﬁc loading condition may result in the suboptimal overall perfor-
mance. Therefore, instead of optimizing the inductor efﬁciency at speciﬁc
loading condition, the energy loss is minimized. In addition to the energy
loss minimization, the volume minimization is also considered and multi-
objective optimization has been carried out. The energy loss (kWh) per year
is calculated using the loading proﬁle and loss modeling and it is used into
the optimization algorithm. The multi-objective optimization has been per-
formed, which minimize a vector of objectives F(X) and returns the optimal
parameters values of X.
minF(X) (36)
where
F(X) = [F1(X), F2(X)] (37)
where F1(X) returns the energy loss (kWh) and F2(X) returns the volume of
the active parts of the inductor (ltr.). The objective functions F1(x) and F2(x)
are evaluated for the given set of parameters and speciﬁc mission proﬁle. The
core losses and the copper loss for each of the speciﬁc loading conditions,
shown in Fig. 46, are evaluated. Using this information, the energy loss over
one year period is evaluated. Similarly, the volume of both the core and the
copper is also calculated.
A non-inferior (Pareto optimal) solution is obtained as shown in Fig. 47,
where the reduction in the energy loss requires increase in the volume. Out
of these several possible design solutions, one that suits the application the
most, has been selected. The parameter values of the selected design are
given in Table 14.
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Fig. 47: Calculated volume and energy loss of the integrated inductor for different Pareto optimal
solutions.
Table 14: Parameter values of the selected design.
Item Value Item Value Item Value
N 25 Ac 30200 mm2 Bm 1.36 T
Ww 140 mm J 4.08 A/mm2 Wc 33 mm
Acu 396 mm2 Hw 980 mm ks 0.92
kw 0.6 Tc 12 mm m 2
ki 0.96 α 1.55 β 1.87
4.3.2 Volumetric comparison
The magnetic integration leads to a reduction in the size of the inductor. This
has been demonstrated by comparing the volume of the integrated inductor
with the volume of the inductors in a separate inductor case. The values of
the current density of the copper, the maximum ﬂux density in the core and
the number of turns N are taken to be the same in both the cases. The volume
of the magnetic material of the integrated inductor is calculated to be 132.2
ltr, compared to the 177.3 ltr. for the separate inductors. This demonstrates
around 25.4% reduction in the magnetic material, which translates to 314 kg
reduction in the weight of the magnetic material (assuming the use of the
grain oriented steel).
4.4 Medium Voltage Converters with Parallel VSCs
In a dual converter fed open-end transformer topology discussed previously,
each of the VSCs has to process the rated current. In many high power
applications, single two-level VSC may not be able to supply the rated cur-
rent. To overcome this problem, parallel connection of the two-level VSCs in
each of the converter groups of the open-end transformer topology is pro-
posed, as shown in Fig. 48. In this way, both the voltage and the current
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Fig. 48: The system conﬁguration of the dual converter fed open-end winding transformer topol-
ogy with two separate dc-links. The open-end primary windings are connected to the two
converter groups, with each converter groups having two parallel interleaved two-level voltage
source converters. The integrated inductor is used to suppress the circulating current between
the parallel VSCs of both the converter groups and also used for the line current ﬁltering.
handling capability of the converter can be increased. Moreover, the parallel
connected VSCs are operated with the interleaved carrier signals to improve
the harmonic quality. The circulating current between the parallel VSCs can
be suppressed by providing magnetic coupling between the parallel inter-
leaved legs of the corresponding phases [47, 48, 52]. Therefore, in addition to
a line ﬁlter inductor, a circulating current ﬁlter inductor is also required. A
magnetic integration of both the circulating ﬁlter inductor and the line ﬁlter
inductor of both the converter groups is presented.
4.4.1 Magnetic Structure of Integrated Inductor
The physical layout of the proposed integrated inductor is shown in Fig. 49.
The magnetic core is composed of three identical cells for each of the phases
of the three-phase system. Each cell has two limbs and these limbs are mag-
netically coupled to each other using the top, the common, and the bottom
yokes. This arrangement forms two windows in each of the cells. Top win-
dow provides the space to receive the coils corresponding to the HSCG (coils
x1 and x3). Similarly, the coils of the LSCG are also placed around the limbs
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Fig. 50: Magnetic core structure of the integrated inductor. The ﬂux paths are illustrated when
the coils of phase a are excited.
and accommodated in the bottom window area of the cell, as shown in Fig.
49. The cells of all the three phases are magnetically coupled to each other
using the bridge legs. Necessary air gaps (g1 as shown in Fig. K.7) are intro-
duced between the cells and the bridge legs in order provide energy storage
to achieve desired value of the converter-side inductor L f . Similarly small air
gaps (g2 as shown in Fig. K.7) are also provided in the cell structure to obtain
the desired value of the circulating current inductance.
The starting terminals of both the coils of phase x, housed in the top
window, are connected to the output terminals of phase x of the VSCs of the
HSCG (x1 and x3), whereas the ending terminals are connected together to
from the common connection point xH , as shown in Fig. 50. Similarly, the
output terminals of the phase x of the VSCs of the LSCG (x2 and x4) are
connected to the starting terminals of the coils housed in the bottom window
and ending terminals are connected to the common point xL. Both of the coils
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Fig. 51: Photograph of the implemented inductor for a 11 kVA prototype.
Table 15: System Parameters for Simulation and Experimental Study
Parameters Simulation study Experiment
Power 13.2 MVA (12 MW) 11 kVA (10 kW)
Switching frequency 750 Hz 750 Hz
AC voltage (line-to-line) 3300 V 400 V
VdcH = VdcL 2900 V 350 V
Base impedance 0.825 Ω 14.54 Ω
Base inductance 2.6 mH 46.3 mH
Base capacitance 3.9 mF 0.218 mF
L f 370 μH (0.14 pu) 6.1 mH (0.135 pu)
Lg 290 μH (0.11 pu) 5 mH (0.11 pu)
Cf = Cd 193 μF (0.05 pu) 11 μF (0.05 pu)
Lc 2.2 mH (0.85 pu) 39 mH (0.85 pu)
of the particular converter group are wound in the same direction. However,
the direction of the coils of the HSCG cell is opposite to the direction of the
coils of the LSCG cell, as shown in Fig. 50.
The integrated inductor is designed for the 13.2 MVA, 3.3 kV WECS. The
system parameters of both the systems are speciﬁed in Table K.3. A small
scale prototype has been also designed and built as shown in Fig. 51.
The line ﬁlter inductor for the high power systems generally requires
large air gap and it is often realized by having several discrete air gaps. How-
ever, in the case of the proposed integrated inductor, the length of the air gap
in the cell structure (lg2 ) is limited by the required value of the circulating
current inductance. To overcome this issue, two different approaches are pre-
sented in the appended paper.
The advantages offered by the integrated inductor is demonstrated by
comparing its volume and losses with that of the separate inductor case for
the WECS with the system parameters speciﬁed in Table 15. The values of the
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Table 16: Design parameters of the coupled inductor and harmonic ﬁlter inductor in the separate
inductor case.
Parameter Turns Coil current Core cross-sectional area
Coupled inductor 14 1154 A 32.6×10−3 m2
Line inductor 9 2308 A 47.43×10−3 m2
Table 17: Volumetric comparison in ltr.
Material Amorphous Laminated steel Copper
Separate inductor 336 373 105
Integrated inductor 351 172 62
% change + 4.4% - 53.8% - 40.9%
Table 18: Core and copper losses of the integrated inductor at different loading conditions
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.03 2.85 5.89 10.17
Core losses (kW) 5.1 5.52 5.88 6.26
Total (kW) 6.13 8.37 11.77 16.43
inductance, the ﬂux density, the current density, and the window utilization
factor are assumed to be the same in both the cases. Typically the Coupled
Inductor (CI) is used to suppress the circulating current between the par-
allel VSCs and it is considered for circulating current suppression between
the parallel VSCs in both the converter groups for the separate inductor case.
Each of the converter groups are assumed to have separate line ﬁlter inductor
with the value L f/2 and with the coil current of Ix = IxH = −IxL . Two limb
magnetic structure is considered for the CI, whereas the line ﬁlter inductor is
assumed to be realized using the three-phase three-limb inductor. The design
parameters of the CIs and the line ﬁlter inductors, considered for the separate
inductor case, are given in Table 16.
The line ﬁlter inductor is assumed to be made from the grain oriented
laminated steel with lamination thickness of 0.35 mm, whereas the use of
the amorphous alloys 2605SA1 is considered for the CIs. The volume of the
various materials is compared and given in Table 17. The integrated induc-
tor leads to the 26.2% reduction in the volume of the magnetic material and
40.9% reduction in the volume of the copper.
The core and the copper losses in the separate inductor case are evaluated
and given in Table 19. As evident from Table 18 and Table 19, the losses in
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Table 19: Total core and copper losses for the separate inductors case at different loading condi-
tions
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.55 4.64 9.81 17.04
Core losses (kW) 6.27 7.08 8.12 8.93
Total (kW) 7.82 11.72 17.93 25.97
the case of the integrated inductor are less compared to the separate induc-
tor case over the whole operating range. This not only increase the system
efﬁciency but also reduces the cooling requirement.
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5 Conclusions and Outlook
Different modulation schemes and the ﬁltering solutions for the circulating
current suppression for parallel interleaved VSCs have been investigated in
this work. The conclusions drawn in this study and the outlook are presented
in this section.
5.1 Conclusions
The work carried out during this study has been divided in three categories:
1. Harmonic ﬁlter design.
2. Modulation schemes.
3. Integrated inductors.
The concluding remarks for each of these categories are summarized.
5.1.1 Harmonic Filter Design
The impact of the interleaving on the harmonic ﬁlter design for the grid-
connected applications has been investigated. The analysis has been carried
out for the 2.2 MVA, 690 V, gird-connected WECS with two parallel VSCs
(refer Table 1 for detailed system speciﬁcations). The use of the LCL ﬁlter
with the Rd/Cd damping branch is considered and it is designed to meet
the BDEW harmonic current injection limits. The VSCs are assumed to be
modulated using the DPWM1. For two parallel VSCs, the major harmonic
components in the resultant switched voltages are concentrated around the
2nd carrier harmonic as against the major harmonic energy concentration
around the 1st carrier harmonic in the case of the synchronized gate pulses
(without carrier interleaving). As a result, 48% reduction in the value of the
ﬁlter inductance and 20% reduction in the shunt capacitance of the LCL can
be achieved by interleaving the carrier signals. For n number of parallel inter-
leaved VSCs, the major harmonic components are concentrated around the
nth carrier harmonic. Therefore, the reduction in the value of the harmonic
ﬁlter component is more pronounced with increase in the number of parallel
VSCs.
Although the LCL ﬁlter is commonly employed in WECS, the use of the
high-order ﬁlter further reduces the value of the harmonic ﬁlter components.
The high-order ﬁlter with the LC trap branch can be achieved by inserting
a small inductor in series with the shunt capacitor branch of the LCL ﬁl-
ter. For two parallel interleaved VSCs, the major harmonic components are
concentrated around the 2nd carrier harmonic, which can be effectively at-
tenuated by choosing the proper values of the LC trap branch parameters (so
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that the resonant frequency of the LC trap branch is equal to the 2nd car-
rier harmonic). The theoretical harmonic solution of the resultant voltages of
two parallel interleaved VSCs, modulated using SVM, is derived and the har-
monic ﬁlter design procedure is illustrated in paper A. Compared to the LCL
ﬁlter, one more inductor in the form of the trap inductor is required. How-
ever, the use of the LC trap ﬁlter leads to 38% reduction in the inductance
and 87% reduction in the capacitance compared to the LCL ﬁlter.
The shunt LC trap branch introduces complex conjugate zeros in the ad-
mittance transfer function. This leads to a roll-off of -20 dB/decade for the
frequency components higher than the resonant frequency of the LC trap
branch. As a result, the attenuation offered to the high frequency harmonic
components is poor compared to the LCL ﬁlter. This issue has been ad-
dressed by introducing LC trap branch with the conventional LCL ﬁlter. The
detailed analysis has been presented in paper B and it is demonstrated that
good attenuation at both the low and the high frequency harmonic compo-
nents are achieved with relatively small value of the harmonic ﬁlter compo-
nents.
5.1.2 Modulation Scheme
The PWM scheme has a signiﬁcant impact on the harmonic performance and
the losses in the CI. These performance parameters, for two parallel VSCs
modulated using the conventional PWM schemes (both the continuous and
the discontinuous), have been evaluated and compared in paper C. The use of
the symmetrical interleaving (180◦ interleaving angle) is considered. The car-
rier frequency is taken to be the same for all the PWM schemes. The DPWM1
demonstrates superior harmonic performance, followed by the DPWM2, the
DPWM3, and the SVM. For the same carrier frequency, the number of com-
mutations in the discontinuous schemes are 2/3 times than the continuous
scheme. As a result, the use of the discontinuous schemes leads to superior
harmonic performance and better semiconductor efﬁciency.
The impact of the PWM on the core losses in the CI has been also in-
vestigated. Amongst the conventional modulation schemes, the DPWM3
incurs lowest core losses in the CI. Whereas, the core losses in the case of
the DPWM1 is highest for high modulation indices (for modulation index
M > 0.6). The core losses in the CI is very critical, specially when the 0.35
mm grain oriented laminated steel is used a core material. A novel PWM
scheme to reduce the core losses in the CI is proposed in paper D. During
the normal operation in most grid-connected applications, the modulation in-
dex varies in close proximity to one. For the modulation index of M = 1, the
use of the proposed PWM scheme leads to 55% reduction in the core losses
compared to the SVM. When compared with the DPWM1, 64% reduction
in the core losses can be achieved using the proposed PWM scheme. How-
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ever, the switching losses are higher compared to the conventional schemes
for the unity power factor applications. On the other hand, the proposed
PWM scheme demonstrates lowest switching losses for the reactive power
compensation applications.
The circulating current between the parallel VSCs can be also suppressed
using the CM inductor. The size of the CM inductor depends on the peak
value of the CM ﬂux linkage. The PWM scheme proposed in paper D also
leads to 50% reduction the peak value of the CM ﬂux linkage compared to
the DPWM1. Compared to the SVM, 66% reduction in the peak value of the
CM ﬂux linkage can be achieved using the proposed PWM scheme. As a
result, substantial reduction in the size of the CM inductor can be achieved
using the proposed PWM scheme.
The conventional reduced CM voltage PWM schemes are also evaluated
for the modulation of the parallel interleaved VSCs with an objective to
achieve small size of the CM inductor. A PWM scheme, which employs
AZSPWM in the low modulation index range (0 ≤ M < 0.769) and NSPWM
in the high modulation index range (0.769 ≤ M < 2/√3) is analyzed for two
parallel interleaved VSCs in paper F. It reduces the maximum value of the
CM ﬂux-linkage by 68 % compared to that of the SVM and 52 % compared
to that of the DPWM1. The major disadvantage of the reduced CM voltage
PWM schemes for the single VSC is the poor harmonic performance. How-
ever, it is proven that the magnitude of the harmonic frequency components
in the NSPWM is the same as that of the DPWM1 for an interleaving angle
of 180◦. Similarly, the harmonic performance of the AZSPWM is the same as
that of the SVM. Therefore, the use of the NSPWM and the AZSPWM result
in size reduction of the CM inductor, without compromising the harmonic
performance.
For the parallel connected 2L-VSCs, multi-level voltage waveforms can
be achieved by interleaving the carrier signals. Therefore, the parallel con-
nected 2L-VSCs can be treated as a multi-level converter. For the multi-level
converter, the harmonic proﬁle of the synthesized voltage can be improved
by using the NTV. For the carrier comparison implementation, NTV can be
achieved using the PD modulator. However, the CI would saturate due to the
dc ﬂux injection, if the conventional PD PWM implementation is applied to
the parallel VSCs. A PD PWM scheme to ensure ﬂux balancing in the CI and
the volt-sec balance to synthesize the reference voltage space vector, even dur-
ing the band transition is proposed in paper E. Signiﬁcant improvement in
the harmonic performance is demonstrated. Compared to the phase-shifted
carrier signals, 39% reduction in the inductance and 27% reduction in the ca-
pacitance of the harmonic LCL ﬁlter can be achieved by using the proposed
modulation scheme (for 3.45 MVA, 690 V WECS with three parallel VSCs,
having switching frequency of 1.7 kHz).
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5.1.3 Integrated Inductor
The circulating current between the parallel VSCs can be suppressed by in-
troducing impedance in the circulating current path. This can be achieved
using the CI. Therefore, for interleaved operation of parallel VSCs, two dis-
tinct magnetic components may be required:
1. Circulating current inductor Lc (CI).
2. Line ﬁlter inductor L f (commonly referred to as a boost inductor) for
improving the line current quality.
The volume of the inductive components can be reduced by integrating both
of these functionalities into a single magnetic component.
A three-phase integrated inductor for arbitrary number of parallel inter-
leaved VSCs is proposed in paper H. The proposed integrated inductor com-
bines the functionality of both the line ﬁlter inductor L f and the circulating
current inductor Lc. Compared to the conventional system with two separate
inductors Lc and L f , the proposed integrated inductor leads to 52% reduction
in the volume of the grain oriented laminated steel and 27% reduction in the
volume of the copper for three parallel VSCs (with 1.65 kHz switching fre-
quency). However, the magnetic structure is asymmetrical (for more than two
limbs). The symmetry can be achieved by using a whifﬂetree conﬁguration.
The integrated inductor for four parallel VSCs, connected in a whifﬂetree
conﬁguration, is proposed in paper I. The magnetic structure is analyzed in
detail. Both the volume and the losses of the inductive component can be
reduced using the proposed solution. Compared to the state-of-the-art solu-
tion, 25% reduction in the losses in the inductive component at half of the
rated load and 27% reduction at the full load is demonstrated for the system
parameters considered in paper I.
An integrated inductor for the dual-converter fed open-end transformer
topology is proposed in paper J. The dual-converter system often comprises
of two identical VSCs. These two VSCs use two separate converter-side in-
ductors for the LCL ﬁlter implementation. For the dual-converter system, the
output currents of the given phase of both VSCs are equal. This property
of the dual-converter system is exploited to cancel out the ﬂux in one of the
yokes of both the inductors through the magnetic integration. Moreover, a
multi-objective optimization has been performed to identify best possible so-
lutions which leads to the minimization of the energy loss and the volume
of the inductor. The size reduction achieved through magnetic integration is
demonstrated by comparing the volume of the proposed solution with the
separate inductor case. The integrated inductor leads to 25.4% reduction in
the volume of the magnetic material. This translates to 314 kg reduction in
the weight of the magnetic component for the 6.6 MVA, 3.3 kV WECS system.
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Each of the VSCs has to process the rated current in a dual converter fed
open-end transformer topology discussed in paper paper J. In many high
power applications, single two-level VSC may not be able to supply the rated
current. To overcome this problem, parallel connection of the two-level VSCs
in each of the converter groups of the open-end transformer topology is pro-
posed in paper K. The carrier signals of the parallel VSCs are interleaved
to improve the harmonic performance. The integrated inductor is also pro-
posed, which suppresses the circulating current between the parallel inter-
leaved VSCs and also offer the desired inductance for the line current ﬁlter-
ing. The line ﬁlter inductors of both the converter groups are also integrated.
The use of the integrated inductor leads to 26.2% reduction in the volume
of the magnetic material and 40.9% reduction in the volume of the copper
for the 12 MW, 3.3 kV WECS. The integrated inductor is analyzed and the
design methodology is proposed. The scheme to control the active and the
reactive component of the injected current and the fundamental component
of the circulating current is also proposed.
5.2 Outlook
For the interleaved operation of the parallel VSCs, future research may be re-
lated to the accurate loss modeling of the integrated inductor, advance control
of the circulating current, and discontinuous modulation of the odd number
of parallel VSCs.
5.2.1 Core Loss Modeling of the Integrated Inductor
The Improved Generalized Steinmetz Equation (IGSE) has been used to cal-
culate the core losses in this work. The IGSE neglects the effects of the dc
bias conditions. However, ﬂux in some parts of the integrated inductor is
subjected to the dc bias. Therefore, for future study, the accurate loss model
should be used to analyze and evaluate the core losses of the integrated in-
ductor.
5.2.2 Modulation
The switching losses and the size of the circulating current ﬁlter can be re-
duced by using the discontinuous PWM scheme. It is reported in [56] that for
two parallel VSCs, the use of the DPWM1 introduces low frequency ﬂux com-
ponent due to the coexistence of two different zero voltage vectors at the dis-
continuous points. This may happen due to the fact that the reference space
vectors of both the VSCs could lie in two different sectors of the space vec-
tor diagram at the discontinuous points. However, it has been demonstrated
in this dissertation that the DPWM1 scheme can be employed without such
issue if the asymmetrical regular sampling with 180◦ interleaving angle is
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used. However, use of the DPWM1 for the odd number of parallel VSCs may
saturate the CI. It may also introduce disturbance in the line-to-line voltage.
This issue may be investigated in the future.
5.2.3 Advance Control of the Circulating Current
The carrier interleaving signiﬁcantly improves the harmonic performance,
which leads to the reduction in the size of the harmonic ﬁlter components.
However, an additional inductive components in terms of the circulating cur-
rent ﬁlters may be required. The CI is commonly employed for suppressing
the circulating current and it is important to control the fundamental com-
ponent of the circulating current to be zero in order to avoid the over siz-
ing/saturation of the CI. The advanced control scheme for controlling the
circulating may be investigated in future, which ensures the dc ﬂux compo-
nent to be zero in each and every sampling interval, even during the transient
conditions.
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1. Introduction
Abstract
The power handling capability of the state-of-the-art semiconductor devices is limited.
Therefore, the Voltage Source Converters (VSCs) are often connected in parallel to
realize high power converter. The switching frequency semiconductor devices, used
in the high power VSCs, is also limited. Therefore, large ﬁlter components are often
required in order to meet the stringent grid code requirements imposed by the utility.
As a result, the size, weight and cost of the overall system increase. The use of inter-
leaved carriers of the parallel connected VSCs, along with the high order line ﬁlter, is
proposed to reduce the value of the ﬁlter components. The theoretical harmonic spec-
trum of the average pole voltage of two interleaved VSCs is derived and the reduction
in the magnitude of some of the harmonic components due to the carrier interleaving
is demonstrated. A shunt LC trap branch is used to sink the dominant harmonic
frequency components. The design procedure of the line ﬁlter is illustrated and the
ﬁlter performance is also veriﬁed by performing the simulation and the experimental
study.
1 Introduction
The focus on producing electricity from the renewable energy sources is in-
creasing and Wind Energy Conversion System (WECS) is receiving consid-
erable attention [1]. In order to achieve increased penetration of the wind
energy sources, better power quality output and the ability to control the
inductive/capacitive reactive power is required [2]. The power electronics
converters play a vital role in integrating these energy sources to the power
system [3]. The wind turbines with a power rating in Megawatts range are
often connected to the power system using full power converter. This con-
verter is often realized using a three-phase two-level Pulse Width Modulated
(PWM) Voltage Source Converter (VSC) [2].
The switching frequency of the semiconductor devices, employed in the
high power converters, is limited and large ﬁlters are often required in or-
der to meet the stringent grid code requirements imposed by the utility [4].
These ﬁlters occupy signiﬁcant amount of space in the overall system [5] and
hampers the achievable power density. As a result, the cost of the overall
converter system including platform cost [1] increases. Due to the limited
power handling capability of the semiconductor switches, the VSCs are often
connected in parallel [6–9] to achieve higher power rating and can be oper-
ated with interleaved carriers. The interleaved carriers can help reducing the
requirement of both ac line ﬁlter and dc-link capacitor [10–15].
The phase shift in the respective pole voltages (measured with respect to
the center point of the dc link O in Fig. H.4) due to the interleaved carri-
ers, give rise to the high frequency circulating current between the parallel
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connected VSCs. This unwanted current introduces additional losses and
increases the stress on both the semiconductor devices and the ﬁlter com-
ponents. Therefore, the circulating current should be suppressed by intro-
ducing additional impedance in the circulating current path. Using Coupled
Inductor (CI) with inverse coupling can effectively reduce the circulating cur-
rent [12, 16–20]. If the current between the parallel VSCs are shared equally,
the fundamental frequency component in ﬂux in the core is zero. As a re-
sult, the core is only subjected to the high frequency excitation. The magnetic
ﬂux has frequency components concentrated around the odd multiple of the
switching frequency. Due to the high frequency operation of the CI, its im-
pact on the power density is minimal.
For the line current ﬁltering, the use of the high order ﬁlter is advisable,
specially in the high power grid-connected converters. The LCL ﬁlter is com-
monly used in the WECS [2]. The design guidelines for the selection of the
LCL ﬁlter parameters is discussed in [21–23]. The converter-side inductor
limits the current ripple through the semiconductor switches and the min-
imum value of this inductor is determined by the maximum value of the
allowable switch current ripple. The high value of converter-side inductor
and grid-side inductor cause more voltage drop across them and requires
high value of the dc-link voltage. The shunt capacitive branch in the LCL
ﬁlter draws reactive power, and it should be made as small as possible. Par-
allel RC damping is often used and selecting the damping capacitor equal to
the the ﬁlter capacitance is a good design choice [5]. Therefore, small ﬁlter
capacitance would also result in low reactive current drawn by the damping
capacitor and low losses in the damping resistor. Moreover, the value of the
ﬁlter components can be further reduced by using shunt trap branch, tuned
to attenuate the major harmonic components [24, 25].
This paper presents the use of a line ﬁlter with LC trap branch for the
high power WECS, comprised of two parallel interleaved VSCs. The analysis
shows that the substantial reduction in the value of the ﬁlter parameters can
be achieved. The paper is organized as follows: The operation of the parallel
interleaved VSCs is brieﬂy described in Section II. The design constraints are
stated in Section III. The design of the line ﬁlter is given in Section IV. The
simulation and the experimental results are ﬁnally presented in Section V.
2 System Description
Two parallel interleaved VSCs with a common dc-link is considered for the
WECS, and its schematic is shown in Fig. H.4. The pole voltages of phase A
of both VSCs for center aligned Space Vector Modulation (SVM) are shown in
Fig. B.3. The pole voltages (VA10, VA20) are phase shifted by an interleaving
angle. The resultant pole voltage (VA,avg) is an average of the individual
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Fig. A.2: Pole voltages and currents of phase A of interleaved VSCs: Modulation index=1 and
reference vector angle ψ = 20◦. The interleaving angle is taken to be 180◦.
pole voltages, and it is also depicted in Fig. B.3. The difference between the
resultant pole voltage and the voltage across the LC shunt branch appears
across the converter side ﬁlter inductor L f . Due to the unipolar nature of the
resultant pole voltage, the ripple in the resultant current is small. Moreover,
the frequency of the ripple current is two times the switching frequency. As
a result the size of the grid side inductor and capacitive ﬁlter can be reduced.
For a high power, low switching frequency VSCs, this feature greatly helps
in meeting the Total Harmonic Distortion (THD) requirement with the small
value of the ﬁlter components.
2.1 The Circulating Current
The instantaneous voltage difference between the pole voltages give rise to
the circulating current and causes additional loss and stress in the semicon-
ductor switches and the passive components. The phase currents Ix,1 and Ix,2
have two distinct components. One contributes to the resultant current (Ix),
while the other one is the circulating current. Therefore, the phase current
can be decomposed into two components, and it is given as
Ix,1 = Ix1 + Ix,c
Ix,2 = Ix2 − Ix,c
(A.3)
where, x = Phase [A, B,C]. Ix1 and Ix2 are the components of the phase cur-
rents contributing to the resultant current and Ix,c is the circulating current.
Neglecting the effect of the hardware/control asymmetry, the current compo-
nents of both the VSCs, contributing to the resultant current are considered
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where Vdc is the dc-link voltage, M is the modulation index, and q = m+ n(ω0/ωc).
(A.2)
equal (Ix1=Ix2) and the resultant current is given as
Ix = 2Ix1 (A.4)
The circulating current is given as
Ix,c =
Ix,1 − Ix,2
2
(A.5)
and the dynamic behavior of the circulating current is described as
dIx,c
dt
=
Vx1O −Vx2O
Lc
(A.6)
where Lc is the inductance offered to the circulating current. The CI is used as
a circulating current ﬁlter in this system. The construction of the CI without
any intentional air-gap offers high inductance to the circulating current. As a
result, the circulating current is suppressed effectively, which is demonstrated
in the experimental results in Section V.
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Fig. A.3: Theoretical harmonic spectrum of the average pole voltage of the interleaved VSCs
with SVM. The interleaving angle is 180◦. The modulation index M=0.95 and ωc/ω0 = 51.
2.2 The Grid Current
The resultant current is given as
Ix = Ix,1 + Ix,2 = Ix, f + ΔIx (A.7)
where Ix, f is the fundamental frequency component of the line current and
the ΔIx is the ripple current component. The resultant pole voltage is the
average of the individual pole voltages, and it is given as
Vx,avg =
Vx1O +Vx2O
2
(A.8)
This difference between the resultant pole voltage and the grid voltage ap-
pears across the line ﬁlter. To design the line ﬁlter, the harmonic spectrum of
the Vx,avg for a given modulation strategy is required, and it is derived in the
following subsection.
2.3 Modulation Scheme and the Average Pole Voltage
The SVM scheme is considered. The theoretical harmonic spectra of the Vx,avg
for the asymmetrical regular sampled SVM is derived for an interleaving an-
gle of 180◦. The pole voltages can be represented as a summation series of
sinusoids [26], characterized by the carrier index variable m and the baseband
index variable n. The harmonic coefﬁcients in the summation series is given
by the double Fourier integral, evaluated in each 60◦sextant. The closed form
solution for the ﬁrst VSC is given by (B.7) [26]. The harmonic solution for
the second VSC is evaluated for an interleaving angle of 180◦. The average
of the pole voltages with an interleaving angle of 180◦is given by (B.8). From
(B.8), it is evident that the contribution to the individual harmonic compo-
nents from the odd multiple of the carrier frequency components is zero.
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This is evident from (B.8), where each summation term has a multiplication
factor of cos(mπ2 ). The theoretical harmonic spectra for the average pole volt-
age is also shown in Fig. B.5(b). The harmonic components in the average
pole voltage are mainly concentrated around the even multiple of the car-
rier frequency. The side-band components of the odd multiple of the carrier
frequency harmonics are reduced considerably as a result of the interleaved
carriers.
3 Design Constraints
The WECS, connected to the 10 kV medium-voltage network through a step-
up transformer, is considered. The grid voltage is assumed to vary by ±10%.
For grid support functions, the WECS is required to inject inductive/ca-
pacitive reactive power within a speciﬁed range. An interleaving angle of
180◦cancels the dominant ﬁrst order side band harmonics [14], and it is used
in this paper.
3.1 Limits on the Injected Harmonics
The harmonic injection limit, set by the German Association of Energy and
Water Industries (BDEW) standard [4, 23, 27] for the renewable energy sources
connected to the medium voltage network, is considered in this paper. Based
on the Short-Circuit Ratio (SCR) at the point of common coupling, the indi-
vidual harmonic current injection limit is speciﬁed [4]. The grid ﬁlter design
should ensure that the individual harmonic component in the grid current
meets the speciﬁed harmonic injection limits for the given switching fre-
quency and the modulation scheme. The SCR of 20 is taken for the ﬁlter
design in this paper and the limits on the individual harmonic components
are calculated on the low voltage side as per BDEW standard.
3.2 Peak Switch Current
The semiconductor switch current rating along with the permissible stress on
the semiconductor switch determine allowable the maximum switch current
ripple. For the VSC modulated using SVM and operating at unity power
factor, the maximum ripple current occurs when the fundamental current
component is also at its peak. The voltage difference between the resultant
pole voltage and the voltage across the LC trap branch appears across the
converter side ﬁlter L f . The time integral of this voltage difference, along
with the inductance value of L f , decides the current ripple in the line current.
therefore, the current ripple is a function of the dc-link voltage, the switching
frequency, the modulation depth and the converter side inductor L f , and it
is derived hereafter.
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Due to the use of discrete vectors to synthesize the reference vector, an
error between the applied voltage vector and the reference vector exists. The
harmonic ﬂux vector, which is a time integral of the error voltage vector, is
directly related to the ripple current [28, 29], and it is used to derive the
maximum peak-to-peak current ripple. For phase A, the peak current occurs
when the reference vector angle is ψ = 0◦. At this instant, it is sufﬁcient
to evaluate only d-axis current component in order to obtain the phase A
current. The d-axis harmonic ﬂux vector is given by
−→
Vderr,1T1 = 23Vdc[cos ψ − 34M]T1 (A.9a)−→
Vderr,2T2 = 23Vdc[cos(60
◦ − ψ)− 34M]T2 (A.9b)−→
Vderr,zTz = − 12VdcMTz (A.9c)
where T1, T2 and Tz are the dwell time of voltage vector
−→
V1 ,
−→
V2 and
−→
V0 /
−→
V7 ,
respectively. Vdc is the dc-link voltage and the M is the modulation index.
For ψ = 0◦, the reference space vector is synthesized by applying the voltage
vectors
−→
V1 and
−→
V0 /
−→
V7 .
The peak-to-peak ripple current is given as,
ΔIx1,pp = ΔIx2,pp =
VdcM(1− 34M)
8L f fs
(A.10)
where fs is the switching frequency. For M=2/3, the peak-to-peak ripple cur-
rent is maximum. However, for the grid-connected applications, the modula-
tion index is close to one in normal operating condition. The M is minimum
when the grid voltage is 0.9 pu. Once the range of M is ﬁxed, the minimum
converter side inductance L f ,min can be obtained for the desired maximum
value of the differential peak-to-peak ripple current from (A.10).
3.3 Active and Reactive Power Consumption of the Shunt
Branch
The grid voltage may vary over a range of 1±0.1 pu. The leakage inductance
of the step-up transformer often ranges between 4-6%, and it is considered
as a part of the grid side inductance Lg. The voltage across the shunt branch,
and therefore the losses and the reactive power consumption also depends
on the grid side ﬁlter inductance in addition to the grid voltage. The reactive
power consumption of the shunt branch is maximum when the grid voltage
is 1.1 pu and the constraint on the maximum reactive power consumption is
evaluated at this voltage level.
The current injected to the grid is controlled, thus the current ﬂowing
through the semiconductor switches, the converter side ﬁlter inductor L f
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Table A.1: Base values for per-unit system
Parameters Base Values for analysis Base Values for experiments
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Voltage 690 V 400 V
Current 1840 A 15.87 A
Frequency 50 Hz 50 Hz
Inductance 688 μH 46 mH
Capacitance 14709 μF 218 μF
Vx,gVx,avg
L f LgCf
Lt
Cd
Rd
Fig. A.4: Trap ﬁlter with parallel Rd/Cd damping.
and the circulating current ﬁlter Lc can be reduced by reducing the current
through the shunt ﬁlter branch. The reactive power consumption of the shunt
branch is constrained to 0.05 pu with grid voltage of 1.1 pu. The power loss
in the damping resistor Rd is also restricted to 0.003 pu.
4 Filter Design
The ﬁlter is designed for a 2.2 MVA system. The analysis and the ﬁlter per-
formance is veriﬁed by designing a line ﬁlter for a small scale setup with a
power rating of 11 kVA and performing experiments on the same. The base
values for both are given in Table B.1.
The harmonic coefﬁcients for the average pole voltage of the two in-
terleaved VSCs with an interleaving angle of 180◦are given by (B.8) and the
harmonic spectrum is also plotted in Fig. B.5(b). The effect of the sampling
on the harmonic distribution is considered in the analytical expression. How-
ever, the system unbalances cause odd harmonics, and the dead-time along
with the minimum pulse ﬁlter generate even harmonics [21]. To consider the
effect of these non-ideal conditions, the safety margin of 20% is considered
for each harmonic component during the design stage.
For the two parallel interleaved VSCs, the major harmonic components
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Fig. A.5: Trap ﬁlter performance: L f=0.027 pu, Lg=0.06 pu, Cf + Cd=0.02 pu, Lt=0.0094 pu.
are concentrated around the 2nd carrier frequency harmonic, as shown in
Fig. B.5(b). Considering the safety margin and the dc-link voltage of 1080 V,
the admittance required at 2nd carrier frequency harmonic to meet the BDEW
standard is -40 dB. The design constraints of 0.1 pu voltage drop across in-
ductors (both converter-side inductor and grid-side inductor) at fundamental
frequency and admittance requirement of -40 dB at the double switching fre-
quency translate in the resonant frequency of the LCL ﬁlter close to 0.9 kHz.
Lower value of the resonant frequency is not desirable, since it requires large
value of the ﬁlter components and may cause instabilities, if falls within a
control bandwidth. Therefore, a LC trap branch tuned to attenuate the 2nd
carrier frequency harmonic and its side bands is used, instead of the capac-
itive branch of the LCL ﬁlter to selectively suppress the dominant harmonic
components and it is discussed in the following subsection.
4.1 Trap Filter
In order to provide good attenuation to side bands of the 2nd carrier fre-
quency harmonic, a LC trap branch is used as shown in Fig. H.4 and A.4.
The parameters of the LC trap branch are tuned to resonate at 2 × fs. The
choice of values of Cf and Lt affects the quality factor of the trap branch,
the peak resonant frequency ωr, and the reactive power consumption at the
fundamental frequency. Assuming the grid to be harmonic free, the ﬁlter
transfer function for all harmonic components except the fundamental one is
given as
Ix,g(s)
Vx,avg(s)
=
(
1
(L f + Lg) +
L f Lg
Lt
) s2 + s ωtQt + ω2t
s(s2 + s ωrQr + ω
2
r )
(A.11)
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The resonant frequency of the trap branch ωt and the resonant frequency ωr
are
ωt =
1√
LtCf
= 2 fs, and ωr =
1√(
L f Lg
L f+Lg
+ Lt
)
Cf
(A.12)
and the quality factors are
Qt =
1
Rt
√
Lt
Cf
, and Qr =
1
Rt
√
Lt(L f + Lg) + L f Lg
Cf (L f + Lg)
(A.13)
where Rt is the equivalent series resistance of the trap branch. Due to the
presence of the complex conjugate poles with the natural frequency of ωr, the
slope of the magnitude plot changes from -20 dB/decade to -60 dB/decade
at ωr. The complex conjugate zeros are located at the natural frequency of
ωt, the slope of the magnitude plot again changes to -20 dB/decade. As per
the BDEW standard, the limits on the permissible harmonic current injection
up to 180th harmonics are speciﬁed. The values of both ωr and ωt are chosen
to meet the speciﬁed harmonic limits. The value of ωt is taken to be equal
to 2 × fs in order to offer maximum attenuation to 2nd carrier frequency
harmonics and its side bands. The selectivity of the trap ﬁlter is a measure
of its ability to sink any frequencies on either side of the ωt and the desired
selectivity can be obtained by choosing the appropriate values of the LC trap
branch. Also the quality factor of the LC trap branch depends on the value
of Rt, which is primarily determined by the winding arrangement of the trap
inductor Lt.
4.2 Design
The converter side inductor L f is selected to comply with the constraint im-
posed on the peak switch current rating. The peak-to-peak current ripple
in the semiconductor switches is to be restricted to 0.4 pu. This maximum
switch current restriction translates into the converter-side inductance of L f
= 0.027 pu. The transformer leakage inductance is taken to be 0.06 pu, and it
is used as the grid side inductor. This leakage inductance is sufﬁcient enough
to meet the harmonic requirements. Thus the use of an additional grid-side
inductor is avoided. The value of Cf is taken as 0.01 pu. This results in
low reactive power consumption. Also the losses in the damping resistor are
small. Due to the use of the trap ﬁlter, the grid current harmonics around
ωt are reduced. However, the harmonics around ωr may get ampliﬁed. This
may violate the BDEW harmonic limits. Thus passive damping is used to
avoid resonance in the line ﬁlter.
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Table A.2: Parameters for simulation and experimental study
Parameters Simulation study Experiment
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Switching frequency 2.55 kHz 2.55 kHz
AC voltage (line-to-line) 690 V 400 V
DC-link voltage 1080 V 650 V
L f 18.6 μH (0.027 pu) 1.3 mH (0.027 pu)
Lg (Transformer leakage) 41.3 μH (0.06 pu) 3.1 mH (0.06 pu)
Filter capacitor Cf 147 μF (0.01 pu) 2.2 μF (0.01 pu)
Trap inductor Lt 6.62 μH (0.0094 pu) 464 μH (0.0094 pu)
Damping capacitor Cd 147 μF (0.01 pu) 2.2 μF (0.01 pu)
The RdCd parallel damping structure [22] is adopted due to it’s easy real-
ization [5], and it is shown in Fig. A.4. The selection of the damping branch
components affects the reactive power consumption and the power loss. The
values of Cd and Rd are optimized to reduce the active and reactive power
consumption with the required damping at ωr. The theoretical harmonic
spectrum of the grid current is derived and the ﬁlter parameters are chosen
to limit the individual harmonic current injection within a speciﬁed limit.
The magnitude plot of the ﬁlter transfer function, along with the theoretical
harmonic spectrum of the grid current are plotted in Fig. A.5.
5 Simulation and Experimental Results
The parameters used for the simulation and the experimental studies are
given in Table K.3. The simulation results are shown in Fig. C.9, where the
waveforms corresponding to phase A are depicted. The circulating current
is effectively suppressed by using the CI, as shown in Fig. A.6(b). Therefore,
IA,1 ≈ IA,2 and only phase A current of VSC1 is presented, as shown in Fig.
C.9(a). The resultant current is the summation of the individual currents,
and it is also depicted in Fig. A.6(c). The LC trap branch effectively sinks the
harmonic frequency components around the 2× fs. As a result, the desired
grid current quality is achieved, as shown in Fig. J.17.
The experiments have been performed on a small scale laboratory set-
up with the ﬁlter parameters speciﬁed in Table. K.3. The AC power source
(MX-35) from California Instruments is used as a harmonic free grid emula-
tor. The 3.1 mH inductor is used to mimic the transformer leakage induc-
tance. The rated active power is injected into the grid at the unity power
factor. The experimental results are depicted in Fig. H.16. The circulat-
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Fig. A.6: Simulated VSC currents of phase A with asymmetrical regular sampled SVM. (a) VSC1:
Phase A current, (b) Circulating current, (c) Resultant current, (d) Current in trap branch, (e) Grid
current.
ing current is effectively suppressed by using the CI, and it is shown in Fig.
A.7(a). The currents through the trap branch and the damping branch are
shown in Fig. A.7(b). The THD of the grid current is measured to be 1.9
%. The harmonic spectrum of the measured grid current is shown in Fig.
A.8 along with the speciﬁed harmonic current injection limits. Almost all
harmonics are within the allowable limits. However, some of the harmonics
around the 2 fs are violating the limits due to the high value of ac resistance
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IA,1 (10 A/div.)
IA,2 (10 A/div.)
IA,c (2.5 A/div.)
IA (20 A/div.)
(a)
LC trap branch current (5 A/div.)
Rd/Cd damping branch current (5 A/div.)
IA,g (25 A/div.)
Grid voltage (500 V/div.)
(b)
Fig. A.7: The experimental results for phase A are obtained at full load with unity power factor.
of the trap branch Rt.
6 Conclusion
The ﬁlter design for the high power converter using parallel interleaved VSCs
is demonstrated. The 2.2 MVA, 690V WECS is considered for the analysis.
The theoretical harmonic solution of the average pole voltage of two inter-
leaved VSCs, modulated using SVM with an interleaving angle of 180◦is
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Fig. A.8: The ﬁlter performance veriﬁcation: Harmonic spectrum of the measured grid current.
derived. Due to the interleaving the major harmonics in the average pole
voltage is concentrated around the twice of the carrier frequency. The ﬁlter
with LC trap branch is designed to restrict the individual harmonic injection
within the limit prescribed by the BDEW standard. The desired harmonic
performance is achieved with a small value of the converter-side inductor.
The transformer leakage inductance is used as a grid-side inductance and
the use of any additional inductor on the grid-side is avoided. The capaci-
tor requirement in the shunt branch is 0.02 pu, which results in low reactive
power consumption and low losses in the damping branch.
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1. Introduction
Abstract
The Voltage Source Converters (VSCs) are often connected in parallel in a Wind
Energy Conversion System (WECS) to match the high power rating of the modern
wind turbines. The effect of the interleaved carriers on the harmonic performance of
the parallel connected VSCs is analyzed in this paper. In order to achieve low switch-
ing losses, the 60◦ clamp Discontinuous PulseWidth Modulation (DPWM1) is used
to modulate the VSCs. A step-by-step design procedure of the line ﬁlter, which en-
sures the desired harmonic performance under all operating conditions, is presented.
The analytical harmonic solution for the two parallel interleaved VSCs is derived in
order to obtain the worst case voltage magnitude of the individual harmonic compo-
nents. The required value of the ﬁlter admittance for the speciﬁc harmonic component
is obtained by using the worst case voltage magnitude and the allowable harmonic
injection limit. In order to achieve the desired ﬁlter performance with optimal values
of the ﬁlter parameters, the use of a LC trap branch with the conventional LCL ﬁlter
is proposed. The expressions for the resonant frequencies of the proposed line ﬁlter
are derived and used in the design to selectively choose the values of the line ﬁlter
components. The analysis and design methodology are also veriﬁed experimentally.
1 Introduction
The power electronics converters play a vital role in integrating a wind tur-
bine into the power system [1]. The full scale power converter is often used
in modern Wind Energy Conversion System (WECS) due to its ability to pro-
vide the reactive power compensation and a smooth grid connection for the
entire speed range, and it is generally realized using three-phase two-level
pulsewidth modulated Voltage Source Converter (VSC) [2]. The general trend
is to use the wind turbines with high output power (megawatt scale) [3] and
the switching frequency of the semiconductor devices employed in these sys-
tems is often limited [4]. Therefore, large ﬁlters are required in order to meet
the stringent power quality requirements imposed by the utility [5]. These
ﬁlters occupy signiﬁcant amount of space in the overall system [6]. Moreover,
considerable losses occur in the ﬁlter components and the overall conversion
efﬁciency is compromised if large ﬁlter components are used [4]. They also
result in increased cost of the overall converter system [7]. Therefore, the
ﬁlter size should be made as small as possible to achieve efﬁcient, compact
and cost-effective WECS system.
Due to the limited power handling capability of the existing semiconduc-
tor devices, the two level VSCs are often connected in parallel [8–11] to match
the high power rating of the wind turbine. The parallel connected VSCs can
be operated with interleaved carriers to reduce the value of the ﬁlter com-
ponents [12–18]. However, the carrier interleaving results in common-mode
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Fig. B.1: The grid side converter of the WECS, comprised of two parallel VSCs with interleaved
carriers, connected to the medium voltage network by using a step-up transformer. x = {A, B,C}
voltage difference across the parallel VSCs. If the conventional three limb
three-phase differential mode inductor is used without any additional circu-
lating current ﬁlter, high common-mode circulating current ﬂows as there is
no high permeability magnetic path available for the common-mode ﬂux in
the three limb three-phase differential mode inductor [19]. Another approach
is to use the single phase inductor, which acts as both the circulating current
ﬁlter and the line ﬁlter and permits the use of the interleaved carriers without
having any additional circulating current ﬁlter. However, the use of the single
phase inductor does not bring any advantages in terms of size reduction of
the ﬁlter components [20] and a dedicated ﬁlter to suppress the circulating
current is often required.
The use of the parallel interleaved VSCs for the active power ﬁlter appli-
cation is presented in [13, 14], where a common-mode inductor is employed
to suppress the circulating current and the reduction in the size of the passive
components is demonstrated. A use of Coupled Inductor (CI) for suppress-
ing the circulating current is presented in [21] and substantial size reduction
of the ﬁlter components can be achieved by using the CI over the single phase
line inductor solution [20]. However, the control complexity increases as the
precise control over the fundamental frequency circulating current is required
in order to avoid the saturation of the CI [22].
Some of the harmonic components that are present in the switched out-
put voltage of the individual VSCs can be canceled by using the interleaved
carriers. Miller et al. [12] studied the line current harmonic cancellation effect
of N parallel interleaved VSCs. The effects of the PulseWidth Modulation
(PWM) scheme, the interleaving angle, and the modulation indices on the
line current quality are analyzed in [15]. The optimal interleaving angle to
improve the line current quality is discussed in [16]. Mao et al. [17] presented
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a hybrid PWM scheme, involving multiple switching sequences and different
interleaving angles to improve the line current quality.
The interleaved carriers in the parallel VSCs can reduce the ﬁltering re-
quirement by phase shifting some of the harmonic components and thus fully
or partially cancel their contribution in the line current. Further reduction in
the values of the ﬁlter components can be achieved by using a high-order
ﬁlter [23]. The LCL ﬁlter is an attractive option [24–26], and it is commonly
used in the WECS [2]. For the LCL ﬁlter, the admittance transfer function is
given as
YLCL(s) =
Ig(s)
VPWM(s)
∣∣∣∣∣
Vg=0
=
1
L f LgCf
1
s(s2 + ω2r,LCL)
(B.1)
where L f is the converter side inductor, Lg is the grid side inductor, Cf is
the ﬁlter capacitor, Ig is the grid current, Vg is the grid voltage, and VPWM is
the switched voltage of the VSC. The resonant frequency of the LCL ﬁlter is
given as
ωr,LCL =
√
L f + Lg
L f LgCf
(B.2)
Due to the presence of the complex conjugate poles, the roll-off of the high
frequency components (higher than the ωr,LCL) is -60 dB/decade. Therefore,
the LCL ﬁlter offers good attenuation to the high frequency harmonic com-
ponents, and it can effectively reduce the differential mode electromagnetic
interference (above 150 kHz) [24]. The switched voltages at the VSC terminals
have harmonic components concentrated around the multiple of the carrier
frequency. Due to the limited switching capability of the semiconductor de-
vices used in the high power applications, a fairly high value of the ﬁlter
components are required for the LCL ﬁlter to attenuate the major harmonic
components (ﬁrst carrier frequency and its sideband harmonics).
The value of the ﬁlter components can be reduced by using a LC trap
branch, which is tuned to attenuate the major carrier harmonics and its side-
band harmonics. This can be realized by inserting an inductor in series with
the capacitor of the LCL ﬁlter [27]. The use of the LC trap branch to at-
tenuate the sideband harmonic components around the carrier frequency is
proposed in [27, 28]. The multiple LC trap branches are used, to attenuate
the carrier harmonic and its sideband harmonic components around the car-
rier frequency and its multiple, in [29, 30]. The admittance transfer function
of the line ﬁlter with the LC trap branch, commonly known as trap ﬁlter, is
given as
Ytrap(s) =
(
1
(L f + Lg) +
L f Lg
Lt
)
s2 + ω2t
s(s2 + ω2r,trap)
(B.3)
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The resonant frequencies are given as
ωt =
1√
LtCf
ωr,trap =
1√(
L f Lg
L f+Lg
+ Lt
)
Cf
(B.4)
where Lt is the inductor inserted in series with the capacitor Cf of the LCL
ﬁlter. From (B.4), it is evident that the ωr,trap is less than the ωt. Due to
the introduction of the complex conjugate zeros, the roll-off of the high fre-
quency components (higher than the ωt) is -20 dB/decade. This leads to a
poor attenuation of the high frequency harmonic components. On the con-
trary, the LCL ﬁlter offers good attenuation to the high frequency harmonic
components. Therefore, the LC trap branch along with the LCL ﬁlter can be
used to achieve the desired ﬁltering performance (both at the low and the
high frequency components) with small values of the ﬁlter components. The
use of such a ﬁlter for single VSC is presented in [31]. However, the high fre-
quency attenuation is compromised due to insertion of the damping resistor
in series with the capacitive branch.
The VSCs are often connected in parallel in the WECS and the use of inter-
leaved carriers to fully or partially cancel the effect of some of the harmonic
frequency components is proposed in this paper. The design procedure of the
LCL ﬁlter with additional LC trap branch of two parallel interleaved VSCs is
presented. The paper is organized as follows: the operation of the parallel
interleaved VSCs is brieﬂy described in Section II. The analysis of the pro-
posed high-order line ﬁlter is discussed in Section III and the ﬁlter design
constraints along with the step-by-step design procedure are presented in
Section IV. The simulation and the experimental results are ﬁnally presented
in Section V to verify the analysis.
2 Parallel Interleaved Voltage Source Converters
The carrier signals, of the parallel connected VSCs in WECS (shown in the
Fig. H.4), are interleaved to reduce the value of the ﬁlter components. The
effect of the interleaved carriers on the operation of the parallel VSCs is ana-
lyzed in this section.
The interleaved operation of the parallel VSCs:
1. Improves the line current quality.
2. Reduces the switch current ripple of each VSC, provided the circulating
current is suppressed effectively.
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Therefore, the value of the ﬁlter components can be reduced. However, addi-
tional inductive ﬁlter is required to suppress the circulating current. A CI is
used as a circulating current ﬁlter [15, 20–22, 32–34] due to its effectiveness in
suppressing the circulating current. Multiple parallel interleaved VSCs with
magnetic coupling between the parallel interleaved legs of the corresponding
phase can be realized using the following conﬁgurations [21]:
1. Whifﬂetree conﬁguration.
2. Cyclic cascade conﬁguration.
3. Using a magnetic structure with multiple parallel magnetic limbs.
In addition to suppress the circulating current, the CI also performs the
function of averaging the switched output voltage of the parallel interleaved
legs [21]. The values of the line ﬁlter components depend on the magnitude
of the individual harmonic component in the average output voltage, which
is the same in all of the above mentioned CI conﬁgurations. Therefore, the
line ﬁlter design can be carried out independently, without considering the
circulating current ﬁlter arrangement.
In this paper, the WECS with two parallel interleaved VSCs is considered.
However, the line ﬁlter design approach, presented in this paper, can be used
for any number of parallel interleaved VSCs. The use of the LC trap branch
with the conventional LCL ﬁlter is proposed. The converter side inductor
L f , the grid side inductor Lg, and the capacitor Cf forms the LCL ﬁlter. The
series connection of the Lt and Ct forms the LC trap branch. The WECS
is connected to a medium voltage network by using a step-up transformer.
The leakage inductance of a step-up transformer often ranges from 0.04-0.06
pu [35], and it is considered as a part of the grid side inductance Lg.
The interleaving angle of 180◦ is used as it results in optimal harmonic
performance at high modulation indices [16]. The closed form analytical
solution to determine the individual voltage harmonic components of the
pulsewidth modulated voltage is derived. Moreover, the relationship be-
tween the maximum value of the switch current ripple and the converter
side inductor is also obtained in this section.
2.1 Modulation Scheme
The 60◦ clamp discontinuous PWM (DPWM1) [36] scheme clamps the out-
put terminals of the VSCs to the positive and the negative terminals of the
dc-link for a 60◦ interval each in a fundamental cycle, as shown in Fig. B.2.
The clamping intervals of 60◦ are arranged around the positive and negative
peak of the fundamental reference voltage. For the applications, where the
displacement power factor is close to unity, the switching is avoided when
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Fig. B.2: Modulation waveform of 60◦ clamp PWM (DPWM1) scheme with modulation index
M = 1.
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Fig. B.3: The effect of the interleaved carriers. The pole voltages of phase A of the individual
VSCs and their average VA,avg and difference VA,di f f are depicted. The modulation index is M=1,
the interleaving angle is 180◦ and the reference space vector angle is ψ = 45◦.
the current through the devices is near its peak [37]. In addition to the ac-
tive power, the WECS is also required to provide reactive power within a
power factor range of 0.95 leading to 0.95 lagging. In this case, the use of the
DPWM1 would result in the switching losses reduction up to 45% compared
to that of the continuous space vector modulation [38].
2.2 Voltage Harmonic Distortion
As a result of the interleaved carriers, the pole voltages (measured with re-
spect to the dc-link midpoint O in Fig. H.4) of the VSC2 are phase shifted
by the interleaving angle with respect to that of the VSC1. The pole voltages
of phase A of two interleaved VSCs are shown in Fig. B.3. The resultant
switched voltage is an average of the individual pole voltages. The difference
between the average of the pole voltages and the grid voltage (VA,avg −VA,g)
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Fig. B.4: The equivalent circuit of the hth harmonic with two parallel interleaved VSCs (h = 1).
appears across the line ﬁlter, whereas the difference in the pole voltages
(VA10 − VA20) is the potential across the circulating current ﬁlter Lc. The
equivalent circuit of the hth harmonic component with two parallel inter-
leaved VSCs is shown in Fig. B.4. The harmonic components in the grid
current depend on the magnitude of the individual harmonic components in
the average pole voltage and the line ﬁlter admittance. Therefore, the magni-
tude of the individual harmonics components of the average pole voltage is
derived hereafter.
As a result of the modulation, the pole voltages have undesirable har-
monic components in addition to the desired fundamental component. This
harmonic components can be represented as the summation series of sinu-
soids [36], characterized by the carrier index variable m and the baseband
index variable n and it is given as
f (t) =
A00
2
+
∞
∑
n=1
[A0n cos(n[ω0t+ θ0]) + B0n sin(n[ω0t+ θ0])]
+
∞
∑
m=1
[Am0 cos(m[ωct+ θc]) + Bm0 sin(m[ωct+ θc])]
+
∞
∑
m=1
∞
∑
n=−∞
n =0
[Amn cos(m[ωct+ θc] + n[ω0t+ θ0])
+ Bmn sin(m[ωct+ θc] + n[ω0t+ θ0])]
(B.5)
The hth harmonic component is deﬁned in terms of m and n, and it is given
as
h = m(
ωc
ω0
) + n (B.6)
where ω0 is the fundamental frequency and ωc is the carrier frequency.
The harmonic coefﬁcients Amn and Bmn in (F.27) are evaluated for each 60◦
sextant using the double Fourier integral. The closed form theoretical har-
monic solution for the ﬁrst VSC for asymmetrical regular sampled DPWM1
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is evaluated and it is given as
Amn1 =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
3 Jn(q
π
2
√
3M) cos( nπ6 ) sin[(m+ n)
π
2 ] cos(
qπ
2 )
+ 12n sin(
nπ
6 )
(
sin[(q+m)π2 ]− cos(nπ) sin[(q−m)π2 ]
)
|n = 0
+ 1n sin(
nπ
6 ) cos(
nπ
3 )J0(q
π
2
√
3M)(
sin[(q+m)π2 ] cos(nπ)− sin[(q−m)π2 ]
)
|n = 0
+
∞
∑
k=1
k =−n
1
n+k Jk(q
π
2
√
3M) sin[(n+ k)π6 ] cos[(2n+ k)
π
6 ]
(
cos[(n+ k)π] sin[(k+ q+m)π2 ] + sin[(k− q+m)π2 ]
)
+
∞
∑
k=1
k =n
1
n−k Jk(q
π
2
√
3M) sin[(n− k)π6 ] cos[(2n− k)π6 ]
(
cos[(n− k)π] sin[(k+ q+m)π2 ] + sin[(k− q+m)π2 ]
)
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(B.7)
The coefﬁcients in (B.7) contains Jy(z), which represents the Bessel functions
of the ﬁrst kind of the order y and argument z. The carrier signal for the
second VSC is phase shifted by an interleaving angle of 180◦. The theoretical
harmonic solution for the second VSC is also evaluated. The magnitude of the
individual harmonic components is the same in both of the VSCs. However,
some of the harmonic components in the pole voltage of VSC2 are in phase
opposition to that of the VSC1. As a result, these harmonic components do
not appear in the harmonic spectra of the average pole voltage.
The theoretical closed form harmonic solution of the average pole voltage
is given as
Amn, avg =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
3 Jn(q
π
2
√
3M) cos( nπ6 ) cos(
mπ
2 ) sin(
nπ
2 ) cos(
qπ
2 )
+ 12n sin(
nπ
6 ) sin(
qπ
2 ) cos(
mπ
2 )[1− cos(nπ)]
[1− 2 cos( nπ3 )J0(qπ2
√
3M)]|n = 0
+
∞
∑
k=1
k =−n
1
n+k Jk(q
π
2
√
3M) sin[(n+ k)π6 ] cos(
mπ
2 ) cos[(2n+ k)
π
6 ]
(
cos[(n+ k)π] sin[(k+ q)π2 ] + sin[(k− q)π2 ]
)
+
∞
∑
k=1
k =n
1
n−k Jk(q
π
2
√
3M) sin[(n− k)π6 ] cos(mπ2 ) cos[(2n− k)π6 ]
(
cos[(n− k)π] sin[(k+ q)π2 ] + sin[(k− q)π2 ]
)
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
where Vdc is the dc-link voltage, M is the modulation index, and q = m+ n(ω0/ωc).
(B.8)
The harmonic spectrum for the modulation index M = 0.95 is also depicted
in Fig. B.5(b). The double summation term in (F.27) is the ensemble of all pos-
sible frequencies, formed by taking the sum and the difference between the
carrier harmonics, the fundamental waveform and its associated baseband
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Fig. B.5: Theoretical harmonic spectrum with the modulation index m = 0.95 and pulse ratio
ωc/ω0 = 51. (a) Harmonic spectrum of the pole voltage of the individual VSC, (b) Harmonic
spectrum of the average pole voltage of the interleaved VSCs with an interleaving angle of 180◦.
harmonics [36]. Careful examination of (B.8) reveals that the cos(mπ2 ) term
appears as a multiplication factor in each summation term. As a result, the
harmonic coefﬁcients in (B.8) are zero for all the odd multiple of the carrier
index variable m. Therefore, the side band harmonics around the odd multi-
ple of the carrier harmonic frequencies are reduced. This is evident from Fig.
B.5(b), where the pulse ratio is ωc/ω0 =51. The magnitude of the harmonic
components around the 51th harmonic and its odd multiple is reduced con-
siderably compared to that of the individual VSC, as shown in Fig. B.5. Also
the magnitude of all even harmonic components is negligible. This happens
due to the presence of the sin( nπ2 ) as a multiplication term in the nth order
Bessel function, as given in (B.8).
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2.3 Switch Current Ripple
The switch current ripple inﬂuences the design of both the passive and the ac-
tive components. Therefore, the maximum value of the peak-to-peak switch
current ripple for interleaved VSCs is derived in this subsection. Due to
the phase symmetry, only the current through the semiconductor devices of
phase A is analyzed.
Even when the carriers are not interleaved, small circulating current ﬂows
due to the hardware and control asymmetries. Due to the interleaved carri-
ers, this current further increases. Therefore, the switch currents Ix,1 and Ix,2
have the following two distinct components:
1. The component contributing to the resultant line current
2. The circulating current
and the switch current can be given as
Ix,1 = Ix1 + Ix,c
Ix,2 = Ix2 − Ix,c
(B.9)
where, x = phase [A, B,C]. Ix1 and Ix2 are the components of the switch
currents contributing to the resultant line current and Ix,c is the circulating
current. By neglecting the effect of the hardware and the control asymmetries,
the line current is assumed to be shared equally between the VSCs (Ix1 = Ix2).
From (F.2), the circulating current can be given as
Ix,c =
Ix,1 − Ix,2
2
(B.10)
and the dynamic behavior of the circulating current can be described as
dIx,c
dt
=
Vx1O −Vx2O
Lc
(B.11)
where Lc is the inductance offered to the circulating current. A CI is used as a
circulating current ﬁlter due to its effectiveness in suppressing the circulating
current. The CI is constructed without introducing any intentional air gap
in the magnetic ﬂux path. As a result, it offers high inductance to the cir-
culating current and thus the contribution of the circulating current towards
the switch current can be neglected. This assumption is also veriﬁed by the
experimental studies given in section V.
The resultant current Ix is assumed to be shared equally between the VSCs
and by neglecting the contribution of the circulating current, the switch cur-
rent is given as
Ix,1 = Ix,2 
Ix
2

Ix, f
2
+
ΔIx
2
(B.12)
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Fig. B.6: The active and the zero vectors to synthesize a given reference vector and corresponding
error voltage vectors.
where Ix, f is the fundamental frequency component of the line current and
the ΔIx is the ripple current.
2.4 Ripple Component of the Resultant Line Current ΔIx
The switch current ripple is half of the ripple component of the resultant line
current ΔIx and the relationship between the ΔIx and L f is derived in this
sub-section. In the interest of brevity, following assumptions are made:
1. The grid voltage is assumed to be free from the harmonic distortions.
2. The fundamental component of the switch current is assumed to be in
phase with the fundamental component of the reference voltage.
The reference space voltage vector is synthesized using the discrete voltage
vectors such that the volt-second balance is maintained. The difference be-
tween the applied voltage vector and the reference space vector is known as
the error voltage vector, and it is illustrated in Fig. J.6. The harmonic ﬂux
vector is a time integral of this error voltage vector, and it is directly propor-
tional to the ripple current [39–41]. For the parallel interleaved VSCs, the ﬂux
linkage in the converter-side inductor L f is the average of the harmonic ﬂux
vectors of the individual VSCs.
The harmonic ﬂux vector can be decomposed into d-axis and q-axis com-
ponents. For the unity power factor operation, the switch current ripple for
phase A becomes maximum for the reference space vector angle ψ = 0◦. At
this instant, the ripple current of phase A can be obtained by only evaluating
the d-axis component of the harmonic ﬂux vector, and it is given as
−→
Vderr,1T1 = 23Vdc[cos ψ − 34M]T1 (B.13a)−→
Vderr,2T2 = 23Vdc[cos(60
◦ − ψ)− 34M]T2 (B.13b)−→
Vderr,zTz = − 12VdcMTz (B.13c)
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T1
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VSC1
VSC2
VSC2: d-axis ripple
VSC1: d-axis ripple
Average of the d-axis ripple of the individual VSCs
T7 T1 T7
T1 T7 T1T7
Fig. B.7: d-axis component of the harmonic ﬂux ripple over a carrier cycle of two parallel VSCs
and their average. The interleaving angle is 180◦ and reference space vector angle ψ = 0◦.
where T1, T2 and Tz are the dwell time of voltage vectors
−→
V1 ,
−→
V2 , and−→
V0 /
−→
V7 , respectively. The d-axis component of the harmonic ﬂux ripple for
individual VSCs and their average ﬂux ripple for ψ = 0◦ are depicted in Fig.
D.14.
The peak-to-peak value of the resultant d-axis harmonic ﬂux for ψ = 0◦
is given as
λd(pp) =
Vdc(1− 34M)( 32M− 1)
3 fc
(B.14)
This is equal to the peak-to-peak value of the ﬂux linkage in the L f and the
peak-to-peak current ripple in the Ix is given as
ΔIx(pp) =
Vdc(1− 34M)( 32M− 1)
3 fcL f
(B.15)
Considering an equal current sharing between the VSCs, the peak-to-peak
value of the switch current ripple is half of the ΔIx(pp). From (B.15), it is
evident that the switch current ripple is the function of a dc-link voltage Vdc,
the modulation index M, and the switching frequency fc. For the given Vdc
and fc, the peak-to-peak value of the switch current ripple is maximum for
the modulation index of M = 1, and it is given as
ΔIx1(pp,max) =
Vdc
48 fcL f
(B.16)
Once the desired maximum value of the switch current is chosen, the min-
imum value of the converter side inductance L f ,min can be obtained using
(B.16).
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Vx,avg(s)
sL f sLg
sLt
1
sCt
1
sC
Ix(s) Ix,g(s)
Vx,g(s)
Fig. B.8: The single phase equivalent circuit of the LCL ﬁlter with additional LC trap branch.
3 Line Filter
The line ﬁlter arrangement for the parallel interleaved VSCs is shown in Fig.
H.4 and its single phase equivalent circuit is also depicted in Fig. B.8. The
converter side inductor L f , the grid side inductor Lg, and the capacitor Cf
forms the LCL ﬁlter. The series connection of the Lt and Ct forms the LC
trap branch. The L f and Lg are designed to carry the rated current and the
Equivalent Series Resistance (ESR) of these inductors are normally small [42]
compared to the Lt and its effect in the low frequency region (upto 9 kHz)
can be neglected for the ﬁlter design. The admittance transfer function of the
ﬁlter (only considering the ESR of the LC trap branch) is given as
Ix,g(s)
Vx,avg(s)
∣∣∣∣∣
Vg=0
=
(
1
L f LgC
) s2 + ωtQt s+ ω2t
s(s2 + ωr1Qr1 s+ ω
2
r1)(s
2 + ωr2Qr2 s+ ω
2
r2)
(B.17)
The resonant frequencies of the complex conjugate poles are given as
ωr1 =
1√
2
√√√√( 1
LC
+
1
LtCeq
)
−
√
1
LC2
[
1
L
+
2(Ct − C)
LtCt
]
+
1
L2t C2eq
ωr2 =
1√
2
√√√√( 1
LC
+
1
LtCeq
)
+
√
1
LC2
[
1
L
+
2(Ct − C)
LtCt
]
+
1
L2t C2eq
(B.18)
where
where L =
L f Lg
L f + Lg
, and Ceq =
CCt
C+ Ct
(B.19)
The complex conjugate zeros are also introduced due to the presence of the
LC trap branch, and it is given as
ωt =
1√
LtCt
(B.20)
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Fig. B.9: The variation of the magnitude of the admittance transfer function of the line ﬁlter with
frequency.
The quality factors are given as
Qt =
1
Rt
√
Lt
Ct
Qr1 =
1
RtCt
1
ωr1
(ω2r2 − ω2r1)
(ω2r2 − ω2t )
Qr2 =
1
RtCt
1
ωr2
(ω2r2 − ω2r1)
(ω2t − ω2r1)
(B.21)
where Rt is the ESR of the LC trap branch.
The variation of the magnitude of the admittance transfer function of
the line ﬁlter with respect to the frequency is depicted in Fig. B.9. The mag-
nitude of the simpliﬁed admittance transfer function closely matches with
magnitude of the actual ﬁlter transfer function (considering the ESR of all
the ﬁlter components) in the low frequency region, as shown in Fig. B.9.
The effect of the additional LC trap branch is evident in the vicinity of the
frequency of 2 fc, as shown in Fig. B.9. The magnitude of the admittance
transfer function of the trap ﬁlter proposed in [27, 28] is also plotted in Fig.
B.9 for comparison. Due to the presence of the capacitive branch C, the line
ﬁlter offers a good attenuation to the high frequency components. Therefore,
it can effectively reduce the differential mode electromagnetic interference
(above 150 kHz). However, the additional pole pairs with a resonant fre-
quency ωr2 are present in the proposed ﬁlter, as shown in Fig. B.9. The value
of the resonant frequency ωr1 of the proposed ﬁlter is slightly less than that
of the trap ﬁlter ωr,trap and it is important to incorporate necessary damping
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Table B.1: Base values for per-unit system
Parameters Base Values (analysis) Base Values (experiments)
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Voltage 690 V 400 V
Current 1840 A 15.87 A
Frequency 50 Hz 50 Hz
Inductance 688 μH 46 mH
Capacitance 14709 μF 218 μF
to avoid ampliﬁcation of the harmonic components, present in close proxim-
ity of ωr1. The parallel Rd/Cd branch is used to provide necessary damping
at ωr1. However, the introduction of the damping branch slightly reduces the
attenuation offered to the high frequency harmonic components, as shown in
Fig. B.9.
4 Filter Design
The ﬁlter is designed for a 2.2 MVA WECS system shown in Fig. H.4. The
WECS is connected to a medium voltage network using a step-up trans-
former. The leakage inductance of a step-up transformer often ranges from
0.04-0.06 pu [35], and it is considered as a part of the grid side inductance
Lg. The analysis and the design methodology are also veriﬁed by performing
experiments on a small scale (11 kVA) laboratory setup. The base values for
both of the systems are given in Table B.1. The ﬁlter design constraints and
the step-by-step design procedure are given in this section.
4.1 Design Constraints
4.1.1 Harmonic Current Injection Limits
The harmonic current injection limit for a generator connected to the medium-
voltage network, speciﬁed by the German Association of Energy and Water
Industries (BDEW) [5, 26, 43], is considered in this paper. The permissi-
ble harmonic current injection is determined by the apparent power of the
WECS and the Short-Circuit Ratio (SCR) at the Point of the Common Cou-
pling (PCC). The maximum current injection limit of the individual harmonic
components up to 9 kHz is speciﬁed in the standard and the limits for the
WECS connected to the 10 KV medium-voltage network are given in Table
B.2. Special limits are set for the odd-ordered integer harmonics below the
117
Paper B.
Table B.2: BDEW harmonic current injection limits for the WECS connected to the 10 KV
Medium Voltage Network
Harmonic Order h Current Injection Limit (A/MVA/SCR)
5 0.058
7 0.082
11 0.052
13 0.038
17 0.022
19 0.018
23 0.012
25 0.01
Even-ordered h < 40 0.06 / h
40 < h < 180 0.18 / h
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Fig. B.10: BDEW [5] harmonic current injection limits for 2.2 MVA WECS on the low voltage
side of the transformer with SCR=20.
25th harmonic, as given in Table B.2. The SCR is taken to be 20 and the allow-
able injection limits of individual harmonic components on the low voltage
side (690 V) for the 2.2 MVA WECS are calculated. The calculated current
injection limits for the individual harmonic components are shown in Fig.
B.10.
4.1.2 Maximum Switch Current Ripple
The controllability of the system is affected if the switch current has a high
ripple content [6]. Therefore, the maximum value of the peak-to-peak switch
current ripple is restricted to 0.45 pu in this design.
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4.1.3 Reactive Power Consumption
The current ﬂowing through the semiconductor devices, the converter side
ﬁlter inductor L f and the circulating current ﬁlter Lc can be minimized by
limiting the current drawn by the shunt branches of the line ﬁlter. More-
over, when VSCs are modulated using DPWM1, the switching losses increase
with the increase in the phase difference between the reference voltage and
the fundamental component of the switch current. Therefore, the switching
losses can also be minimized by making the reactive power consumption of
the line ﬁlter as small as possible. The grid voltage may vary over a range of
1±0.1 pu and the reactive power consumption of the shunt branches of the
line ﬁlter is restricted to 0.05 pu for the maximum grid voltage of 1.1 pu.
4.2 Filter Design Procedure
The value of the line ﬁlter components are mainly determined based on:
1. The individual voltage harmonic components that appear across the
line ﬁlter.
2. The maximum value of the switch current ripple.
The magnitude of the individual harmonic frequency components that ap-
pears across the line ﬁlter is determined by the difference of the magnitude
of the corresponding harmonic frequency component in the average of the
phase voltages of the parallel interleaved legs and the magnitude of the same
harmonic frequency component in the grid voltage. The average of the phase
voltages of the parallel interleaved legs is independent of the arrangement
of the CI. Therefore, the design of the line ﬁlter can be carried out indepen-
dently. The interleaved operation of the parallel VSCs partially or completely
eliminates some of the voltage harmonic components in the average of the
phase voltages of the interleaved legs. Therefore, the reduction in the value
of the line ﬁlter components can also be achieved. A step-by-step design
procedure for the proposed line ﬁlter is illustrated in this sub-section.
4.2.1 Virtual Voltage Harmonics
The magnitude of the individual harmonic components in the injected grid
current is the multiplication of the magnitude of the respective harmonic
component in the averaged pole voltage and the admittance offered by the
ﬁlter at that harmonic frequency. The theoretical harmonic solution of the
Vx,avg can be obtained using (B.8). From (B.8), it is evident that the harmonic
coefﬁcients are the function of the dc-link voltage Vdc and the modulation
index M. Therefore, for a given value of the dc-link voltage, the magnitude
of the individual harmonic components varies with the modulation index M.
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Fig. B.11: The magnitude of the individual voltage harmonic component of the average pole
voltage.
The magnitudes of the individual voltage harmonic component of Vx,avg for
the different modulation indices are shown in Fig. B.11. In order to satisfy
the harmonic current injection limit over the entire operating range, the worst
case magnitude of the individual harmonic components of Vx,avg is required.
The spectrum comprises the maximum values of the individual voltage har-
monic components over the entire operating range and it is deﬁned as a
Virtual Voltage Harmonic Spectrum (VVHS) [26].
VVHS for the considered modulation range and the maximum value of
the dc-link voltage is calculated and it is depicted in Fig. B.11. The mag-
nitude of most of the harmonic components (except those harmonic compo-
nents, which are present around the even multiple of the carrier harmonic)
increases as the modulation index approaches the lower limit. On the other
hand, the harmonic components around the even multiple of carrier fre-
quency harmonic increases with increase in the modulation index, as shown
in Fig. B.11.
4.2.2 Required Filter Admittance
The worst case ﬁlter admittance requirement is obtained from the harmonic
current injection limit and the VVHS of the phase voltage. The required
admittance for the hth harmonic component is given as
Y∗h =
I∗h,BDEW
Vh,VVHS
(B.22)
where I∗h,BDEW is the BDEW current injection limit of the hth harmonic com-
ponent and Vh,VVHS is the voltage magnitude of the corresponding harmonic
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component in VVHS of the phase voltage. The VVHS of the average pole
voltages comprises a common mode component in all phase, which gets can-
celed out in the line-to-line output voltage. The VVHS of the phase voltages
is obtained by removing this common mode component from the VVHS of
average pole voltages.
4.2.3 Selection of the LC Trap Branch Parameters
As a result of the interleaved carriers with an interleaving angle of 180◦,
the magnitude of the harmonic components around the odd multiple of the
carrier frequency is reduced considerably. Therefore, the major voltage har-
monic components appear around the 2nd carrier frequency harmonic (2 fc),
as shown in Fig. B.11. The line ﬁlter should offer small admittance to these
harmonic components, which can be achieved by tuning the LC trap branch,
such that the resonant frequency ωt is equal to 2 fc.
The resonant frequency of the LC trap branch is given by (B.20). The
attenuation offered by the ﬁlter to the base band harmonics of the 2nd car-
rier frequency harmonic depends on the quality factor of the LC trap branch,
given by (B.21). The magnitude of the voltage harmonic components in vicin-
ity of the 2nd carrier frequency harmonic increases with increase in the mod-
ulation index, as shown in Fig. B.11. Therefore, the required value of the
quality factor of the LC trap branch strongly depends on the maximum op-
erating value of the modulation index M.
The capacitors are available in standard values and the selection of the
values of the Lt and Ct to realize the required value of the quality factor is
driven by the availability of the capacitor. The value of Ct is chosen to be 0.02
pu in this design. The value of Lt is taken to be 0.0048 pu in order to have
the resonant frequency of the trap branch at twice the switching frequency.
The quality factor of the trap branch is 25, which is sufﬁcient to achieve the
required attenuation around the 2nd carrier frequency harmonics.
4.2.4 Selection of L f , Lg and C
As a result of an interleaved carrier, the voltage magnitude of the odd mul-
tiple of the carrier harmonics and its side bands is reduced considerably, as
shown in Fig. B.11. The proposed line ﬁlter introduces a resonance at ωr1
and ωr2. The damping requirement can be reduced by choosing the ﬁlter
parameters such that the resonances occur at the frequencies where the mag-
nitude of the voltage harmonics are small.
The values of ωr1 and ωr2 are chosen to be 2.05 kHz and 7.65 kHz, re-
spectively. Once the values of ωt, ωr1, and ωr2 are decided, the Qr1 and Qr2
are obtained using (B.21). From these values, the Ceq is calculated, which is
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given as
Ceq =
( 1
Lt
) 1
ω2r1 + ω
2
r2 +
ωr1ωr2
Qr1Qr2
− ω2r1ω2r2
ω2t
(B.23)
For the given values of the ωt, ωr1, and ωr2, the product of L and C is given
as
LC =
ω2t
ω2r1ω
2
r2
(B.24)
As the value of Ct is already ﬁxed, the value of C can be obtained using (I.11)
and (B.23). The desired value of the L can be achieved by selecting the proper
values of L f and Lg. Many possible combinations of L f and Lg exist. Let,
Lg = αL (B.25)
where α is a constant, and it is greater than one. Using (I.11) and (B.25), L f
can be given as
L f =
( α
α − 1
)
L (B.26)
For the given range of grid voltage variation, the maximum value of the
dc-link voltage, which is required to ensure the VSC operation in a linear
modulation range, is decided by the value of the inductance (L f + Lg). There-
fore, L f + Lg should be made as small as possible. The minimum value of
L f + Lg can be obtained by selecting α = 2, where the values of L f and Lg
are equal. However, from a cost point of view, this combination may not be
optimal. For α > 2, the value of Lg is more than the value of L f . The reverse
is true for 1  α  2. The value of α = 2 is taken as the starting point. In
case a harmonic injection limit is violated, the design is discarded and a new
value of the α will be selected. The maximum value of the α is limited by the
switch current ripple, and it is given as
αmax =
1
1− 48L fcΔIx1(pp,max)Vdc
(B.27)
In case a harmonic injection limit is violated even with αmax, the design is
discarded and new design will be evaluated by changing the parameters of
the LC trap branch. The ﬁlter admittance plot for different values of α is
shown in Fig. B.12.
As mentioned earlier, appropriate damping is required to avoid am-
pliﬁcation of the harmonic components around ωr1 and ωr2. Therefore, a
Cd/Rd branch has been added. The capacitive branch is split into two sepa-
rate branches and a resistor is inserted in one of the branches, as shown in
Fig. B.13. Let,
Cd = βC
Cf + Cd = C
(B.28)
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Fig. B.12: Filter admittance plot for different values of α.
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Fig. B.13: The single phase equivalent circuit of the LCL ﬁlter with additional LC trap and a
Cd/Rd damping branch.
The introduction of the Cd/Rd damping branch changes the resonant fre-
quencies ωr1 and ωr2. The worst case change in the resonant frequency can
be obtained by setting Rd = ∞ [44]. The worst case variation in the resonant
frequencies as a function of β is shown in Fig. B.14. The ωr1 varies in a
small range, whereas the variation in ωr2 is more and increases sharply as β
approaches one. For a given value of Rd, the losses in the damping branch
and admittance offered to the high frequency components also increase as β
approaches one. In order to restrict the variation in the resonant frequencies
in a narrow range and to reduce the inventory [25], β is taken to be 0.5.
The Cd/Rd damping branch introduces an additional zero (z = −1/CdRd)
and a pole (p = z/γ and γ < 1) in the admittance transfer function of the line
ﬁlter. The value of γ can be obtained by solving the denominator polynomial,
as given in the Appendix. Considering the complexity involved in solving the
quintic function, only the information of the additional zero is used to obtain
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Fig. B.14: Worst case variation in the resonant frequencies as a function of β.
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Fig. B.15: Admittance plot of the designed ﬁlter. The effect of the grid inductance variation is
also depicted.
the minimum value of the damping resistor Rd,min. Once Rd,min is obtained,
the required value of the damping resistor Rd is determined by using the
frequency response characteristic of the ﬁlter admittance transfer function
given in the Appendix. The improved resonance damping can be achieved
by selecting Rd and Cd such that the |z| < ωr1 [44]. Using this relation, the
minimum value of the required damping resistor Rd,min can be obtained, and
it is given as
Rd,min =
1
ωr1Cd
(B.29)
The line ﬁlter is designed by following the above mentioned procedure. The
ﬁnal ﬁlter parameters are given in Table K.3 and the its admittance plot is
also depicted in Fig. B.15. The effect of the line impedance (Lgrid) variation
on the ﬁlter performance is also shown. The value of ωr1 reduces slightly
with the increase in the grid impedance, whereas the ωt remains unaltered.
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Fig. B.16: Single phase equivalent circuit of the LCL ﬁlter with parallel Rd/Cd damping branch.
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Fig. B.17: Admittance plot of the designed LCL ﬁlter, with L f = 0.065 pu (44.75 μH), Lg = 0.09
pu (62 μH), Cf = 0.08 pu (1200 μF), Cd = 0.08 pu (1200 μF).
4.2.5 Comparison with the LCL Filter
Reduction in the value of the ﬁlter components is achieved using the pro-
posed high order ﬁlter. This has been veriﬁed by comparing the values of the
ﬁlter components of the proposed ﬁlter with that of the LCL ﬁlter.
The single phase equivalent circuit of the LCL ﬁlter with the parallel Rd/Cd
damping branch is shown in Fig. B.16. L f is the converter side inductor, Lg
is the grid side inductor, and Cf is the ﬁlter capacitor. The parameters of
the damping branch are chosen as per the procedure speciﬁed in [6]. The
admittance transfer function of the LCL ﬁlter is given by (B.1). The value of
the ﬁlter components of the LCL ﬁlter is chosen such that the ﬁlter admit-
tance is less than the required value of the ﬁlter admittance for the harmonic
frequency components upto 9 kHz (as per the BDEW limits). The admittance
plot of the LCL ﬁlter along with the required ﬁlter admittance is shown in
Fig. B.17.
The values of the ﬁlter components of the designed LCL ﬁlter are given in
Table I.5, along with the ﬁlter parameters of the proposed ﬁlter. The total
shunt capacitance (Cf + Cd + Ct) in the proposed ﬁlter is 0.0386 pu, against
the 0.16 pu in the LCL ﬁlter. The reduction in the value of the shunt capac-
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Table B.3: Filter Parameters of the proposed ﬁlter and the LCL ﬁlter
Parameters Proposed ﬁlter LCL ﬁlter
L f + Lg 61.92 μH (0.09 pu) 106.75 μH (0.155 pu)
Capacitor
(Cf + Cd + Ct) (Cf + Cd)
566 μF (0.0386 pu) 2400 μF (0.16 pu)
Trap inductor Lt 3.3 μH (0.0048 pu) -
GPI(s) Gd(s) Gf (s)
I∗g V∗ Ig+ +−
−
Vg
Fig. B.18: Grid current controller structure.
itor improves the efﬁciency, as shunt capacitors draws reactive current and
increases resistive losses. In addition, it also increases switching losses when
the VSCs are modulated using the DPWM1 scheme. The use of the pro-
posed line ﬁlter result in 42 % reduction in the values of the series inductors
(L f + Lg). This reduces the volume of the inductive components, as inductors
L f and Lg are designed to carry the rated value of the current and occupy
signiﬁcant amount of space. The proposed line ﬁlter requires an additional
trap inductor Lt = 0.0048 pu. However, the value of Lt is very small. In ad-
dition, Lt is placed in the shunt branch and carries small current. Therefore,
the volume of this additional inductor is small compared to the reduction
achieved in L f and Lg.
4.3 Controller Design
The grid current is controlled using the Proportional-Integral (PI) controller,
as shown Fig. B.18. The control variables are transformed to a synchronously
rotating frame, which rotates at the fundamental frequency of the grid volt-
age. The transfer function of the PI controller is given by
GPI(s) = Kp +
Ki
s
(B.30)
where Ki is the integral gain and the Kp is the proportional gain of the PI
controller. The control and PWM delay is represented by the Gd(s). The
transfer function of the ﬁlter Gf (s) is given in the Appendix. The parameters
of the designed ﬁlter are given in Table K.3. The continuous transfer functions
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Table B.4: Parameters for simulation and experimental study
Parameters Simulation study Experiment
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Switching frequency 2.55 kHz 2.55 kHz
AC voltage (line-to-line) 690 V 400 V
DC-link voltage 1080 V 650 V
L f 13.76 μH (0.02 pu) 0.87 mH (0.019 pu)
Lg (+ Transformer leakage) 48.16 μH (0.07 pu) 3.1 mH (0.0675 pu)
Trap capacitor Ct 294 μF (0.02 pu) 4.4 μF (0.02 pu)
Trap inductor Lt 3.3 μH (0.0048 pu) 220 μH (0.0048 pu)
Capacitor Cf = Cd 136 μF (0.0093 pu) 2 μF (0.0093 pu)
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Fig. B.19: Root loci of the closed loop system with the designed controller. The closed loop poles
are marked using ’x’.
are discretized and the controller parameters are calculated in the discrete
time domain using the root locus theory. The controller is designed to have a
damping factor of 0.707. The parameters of the PI controller to meet the given
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Fig. B.20: Step response of the controller. The d-axis current reference is changed from 0.5 pu to
1 pu at t = 0.1 s.
damping factor requirement are Kp = 0.168 and Ki = 1310. Fig. B.19 shows
the root locus in the z-plane of the closed-loop system with the designed
controller parameters.
The pole map of the closed-loop system for varying values of the grid side
inductance Lg is also shown in Fig. B.19, where Lg is the summation of the
leakage inductance of the step-up transformer and the line inductance Lgrid
(inductance of the electrical network between the PCC and the source). The
value of the Lg is varied from 0.07 pu to 0.17 pu. With the increase in the
value of the Lg, the damping factor decreases from 0.707 to 0.5. However, the
system remains stable with the designed PI controller, as evident from Fig.
B.19.
5 Simulation and Experimental Results
The simulation study and the experimental veriﬁcation is carried out to verify
the analysis and the design methodology and the results are presented in this
section.
5.1 Simulation Study
The simulations have been carried out using the PLECS simulation tool. The
parameters used for the simulation study are given in Table K.3. The con-
troller behavior to the step change in the reference signal is shown in Fig.
B.20. The d-axis current reference is changed from 0.5 pu to 1 pu. The grid
current tracks the reference and transient performance is also found to be
satisfactory. Fig. C.9, shows the simulated waveforms of the system, op-
erating under rated conditions with the unity power factor operation. The
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Fig. B.21: Simulated currents of phase A with asymmetrical regular sampled DPWM1 with an
interleaving angle of 180◦. (a) VSC1: Phase A current, (b) Circulating current, (c) Resultant
current, (d) Current in LC trap branch, (e) Current through the Cf , (f) Grid current.
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Fig. B.22: Performance veriﬁcation of the line ﬁlter. The harmonic spectrum of the simulated
grid current is depicted.
harmonic spectrum of the simulated grid current is obtained by using fast
Fourier transform (FFT) and plotted along with the BDEW harmonic current
injection limit in Fig. B.22. The major harmonic components around the 2nd
carrier harmonic frequency are effectively suppressed. All harmonic compo-
nents are within the speciﬁed harmonic current injection limits.
5.2 Experimental Results
To verify the analysis and the design methodology, a line ﬁlter for a small
scale (11 kVA) laboratory prototype with two interleaved VSCs was designed.
The parameters of the line ﬁlter used in this setup are listed in Table K.3. In
order to avoid the effect of the background harmonics present in the grid volt-
age, an AC power source MX-35 from the California Instruments is used as a
harmonic free grid emulator. The grid impedance is taken to be Zgrid =0.04
pu. The control is implemented using TMS320F28346 ﬂoating-point digital
signal processor.
A 0.6 mH, three phase inductor is used as a converter side inductor. The
circulating current ﬁlter LC has a leakage inductance of 0.27 mH. Therefore,
the total converter side inductance L f = 0.87 mH (0.019 pu). A three phase,
10 kVA, 1:1 transformer is used. The leakage inductance of this transformer
is measured to be 3.1 mH (0.0675 pu), which is nearly equal to the required
value of the 0.07 pu. Therefore, Lg is comprised of the leakage inductance of
the transformer only and an additional inductor is avoided.
The experiment was performed at rated conditions with unity power fac-
tor operation. Fig. E.20, shows the experimental waveforms. The circulating
current is effectively suppressed by using CI, as shown in Fig. B.23(a). As a
result, the effect of the circulating current in the individual VSC currents can
be conveniently neglected. Therefore IA,1 ≈ IA,2 and the sum of these two
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VA,g (500 V/div.)
(b)
Fig. B.23: The experimental results. (a) Ch1: VSC1 phase A current (IA,1), Ch2: VSC2 phase
A current (IA,2), Ch3: Circulating current (IA,c), Ch4: Resultant current (IA), (b) Ch1: Current
through the LC trap branch, Ch2: Current through the Cf branch, Ch3: Grid current (IA,g), Ch4:
Grid voltage at PCC.
currents (IA) is also shown in Fig. B.23(a). The maximum value of the switch
current ripple is 0.4 pu against the design constraint of 0.45 pu.
The current through the LC trap branch and the capacitive branch Cf is
shown in Fig. B.23(b). The LC trap branch provides low impedance path to
the 2nd carrier frequency harmonic and its side bands. Whereas, the capaci-
tive branch Cf sinks the high frequency harmonic components. The injected
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Fig. B.24: Performance veriﬁcation of the line ﬁlter of the laboratory prototype.
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Fig. B.25: The experimental results obtained by replacing transformer with equivalent three
phase inductor. Ch1: Current through the LC trap branch, Ch2: Current through the Cf branch,
Ch3: Grid current (IA,g), Ch4: Grid voltage.
current and voltage at the PCC are also shown in Fig. B.23(b). The measured
grid current had a THD of 3.1 % and the magnitude of the individual har-
monic component is plotted in Fig. B.24. The magnitude of all the harmonic
frequency components of the grid current is lower than the speciﬁed BDEW
harmonic current injection limits. The major harmonics components around
the 2nd carrier harmonic are suppressed effectively and the magnitude of
these components are also within the prescribed current injection limits. The
relative amplitude of the harmonic components in the low frequency range
is more in the measured grid current than on the simulated grid current. The
even order harmonics are mainly present due to the asymmetrical three limb
structure of the inductor L f and the transformer (Lg). The transformer also
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Table B.5: Magnitude of the characteristic harmonics with the transformer and with equivalent
inductor
Harmonic With transformer With eq. inductor
5th 294 mA 112 mA
7th 310 mA 77 mA
11th 67 mA 12 mA
13th 43 mA 32 mA
17th 20 mA 20 mA
19th 26 mA 17 mA
23rd 18 mA 12 mA
25th 19 mA 18 mA
draws nonlinear magnetizing current and increases the magnitude of the odd
order harmonics as well. To validate the ﬁlter performance, the experiment
was also performed by replacing the transformer with a 3.1 mH, three limb
inductor. The grid impedance is also set to zero. The grid current wave-
form is shown in Fig. H.16 and the measured grid current had a THD of
1.38 %. The magnitude of the low order odd harmonic components present
in the grid current is given in Table B.5 and it is compared with the mag-
nitude of the corresponding harmonic components of a grid current with a
transformer. The magnitude of the low order harmonic components is signif-
icantly smaller with the equivalent inductor than that with the transformer.
Therefore, it is concluded that the magnetizing current of the transformer
signiﬁcantly contributes towards the low order odd harmonic components of
the grid current.
6 Conclusion
A step-by-step design procedure of the line ﬁlter for the high power WECS
is presented in this paper. In-depth analysis of the effect of the interleaved
carriers on the harmonic performance of the parallel connected VSCs has
been made. The closed form analytical harmonic solution for the two paral-
lel interleaved VSCs, modulated by asymmetrical regular sampled DPWM1
scheme, is derived and the reduction in the magnitude of some of the har-
monic components is demonstrated. The effect of the interleaved carriers on
the switch current ripple is also analyzed. The set of the worst case indi-
vidual voltage harmonic components in the entire operating range (VVHS)
is derived, and it is used to obtain the required value of the ﬁlter admit-
tance for each harmonic components. The additional LC trap branch with
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the conventional LCL ﬁlter is used. The characteristics of the proposed line
ﬁlter is analyzed and the design procedure to select the ﬁlter parameters,
such that the ﬁlter admittance closely matches with the required admittance
at all concerned harmonic frequencies is presented. Although the design ex-
ample presented in the paper considers DPWM1 as the modulation scheme,
the proposed ﬁlter design approach can be equally applicable to other PWM
schemes as well. The performance of the ﬁlter has been tested. The magni-
tude of the individual harmonic components in the grid current is within the
harmonic current injection limits, speciﬁed by the BDEW standards.
A Appendix
Considering the single phase equivalent circuit of the proposed ﬁlter, as
shown in Fig. B.13, the admittance transfer of the ﬁlter is given as
Ix,g(s)
Vx,avg(s)
∣∣∣∣∣
Vg=0
= G
s3 + A2s2 + A1s+ A0
s(s5 + B4s4 + B3s3 + B2s2 + B1s+ B0)
where
G =
(
1
L f LgCf
)
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1
L f CtCdRd
, A1 =
1
LtCt
+
Rt
LtCdRd
A2 =
Rt
Lt
+
1
CdRd
B0 =
L f + Lg
L f LgLtCtCf CdRd
, B1 =
L f + Lg
L f LgLtCf
( 1
Ct
+
Rt
CdRd
)
,
B2 =
L f + Lg
L f LgCf
(Rt
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+
1
CdRd
)
+
Cf + Cd + Ct
LtCf CtCdRd
B3 =
L f + Lg
L f LgCf
+
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LtCf Ct
+
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L f Cf CdRd
B4 =
Rt
Lt
+
Cf + Cd
Cf CdRd
(B.31)
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1. Introduction
Abstract
The line current ripple and the size of the dc-link capacitor can be reduced by in-
terleaving the carriers of the parallel connected Voltage Source Converters (VSCs).
However, the interleaving of the carriers gives rise to the circulating current be-
tween the VSCs, and it should be suppressed. To limit the circulating current, mag-
netic coupling between the interleaved legs of the corresponding phase is provided
by means of a Coupled Inductor (CI). The design of the CI is strongly inﬂuenced by
the Pulsewidth Modulation (PWM) scheme used. The analytical model to evaluate
the ﬂux-linkage in the CI is presented in this paper. The maximum ﬂux density and
the core losses, being the most important parameters for the CI design, are evaluated
for continuous PWM and discontinuous pulsewidth modulation (DPWM) schemes.
The effect of these PWM schemes on the design of the CI is discussed. The simulation
and the experimental results are ﬁnally presented to validate the analysis.
1 Introduction
The magnetic excitation in the core of the line ﬁlter inductor has a line fre-
quency component along with the small high frequency ripple components.
By improving the line current quality, a small ﬁlter and therefore higher
power density can be achieved. The line current quality can be improved
by interleaving the carrier signals of the parallel Voltage Source Converters
(VSCs) [1–6]. The discussion on the optimal interleaving angle to minimize
the line current ripple is presented in [2]. The optimized PulseWidth Modula-
tion (PWM) scheme involving multiple sequences and different interleaving
angles to reduce the line current ripple is also presented [6]. The zone divi-
sion plot, showing the spatial regions within a sector where a combination
of a certain switching sequence and interleaving angle result in lower rms
current ripple in a switching cycle, is also discussed.
The interleaving of the carriers leads to the phase shifted pole voltages
(measured with respect to the center point of the dc-link O in Fig. F.1.) of the
corresponding phases of the parallel interleaved VSCs. This gives rise to the
circulating current between VSCs, and it should be limited in order to reduce
the losses and the stresses in both active and passive components, present in
the circulating current path. The magnetic coupling between the interleaved
parallel legs, by means of a Couple Inductor (CI) is proposed in [7–10], and
the schematic is shown in Fig. C.2(a). To achieve high power density, the size
of this additional circulating current ﬁlter should be reduced.
If a strong magnetic coupling between the windings is ensured, the CI is
only subjected to high frequency magnetic excitation, which is determined
by the switching frequency of the VSCs. As a result of the high frequency
excitation, small size of the CI can be achieved. Moreover, the maximum
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Fig. C.1: Parallel interleaved VSCs with the common dc-link.
value of the ﬂux-density in the core should be close to the saturation ﬂux
density, in order to utilize the core effectively. High frequency ﬂux reversal
along with the high ﬂux-density in the core results in more core losses. On
the other hand, limited surface area is available for heat dissipation due to
the small size of the CI. This may lead to a thermally limited design. As the
core losses also depend on the peak ﬂux density, the design of the thermally
limited inductor can be realized by either decreasing the peak value of the
ﬂux density in the core or by providing more cooling. Both of these options
lead to reduced power density.
The core losses depend on the peak ﬂux density and the rate of change of
ﬂux density. Both of these parameters are strongly inﬂuenced by the PWM
scheme used. The peak ﬂux density in the core of the CI for different PWM
schemes are discussed in [9], and a modulation scheme to reduce the ﬂux in
the CI is also proposed. However, discussion on the core losses is not given,
which is an important factor in determining the size of the thermally limited
magnetic component, and it should be considered carefully for a proper de-
sign of the CI.
The CI is a preferred solution for suppressing the circulating current in the
parallel interleaved VSCs, and the effect of the carrier based PWM schemes
on the design of the CI is analyzed in this paper. The core experiences high
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Fig. C.2: Coupled inductor. (a) schematic for phase A, (b) physical arrangement of CI.
frequency excitation and therefore, small size of the CI can be achieved. How-
ever, due to the small size, the surface area available for the heat dissipation
is limited. The effect of the PWM scheme on the parameters affecting the
design of the CI is discussed. Moreover, an analytical method to evaluate
the maximum ﬂux-density and losses in the CI for different PWM schemes is
presented. The basic operation of the CI is discussed in Section II. The effect
of the PWM schemes on the ﬂux density in the magnetic core of the CI is pre-
sented in Section III. The inﬂuence of the ﬂux density pattern on the design
of the CI is presented in Section IV. In Section VI, the simulation results and
the experimental results are presented to validate the analysis.
2 Coupled Inductor
The instantaneous potential difference in the pole voltages of the interleaved
phase of the parallel VSCs gives rise to the circulating current. The individual
leg current (IA1 and IA2) carries the circulating current in addition to the line
current, and it can be decomposed into two components given as
IA1 = IA1,l + IA,c
IA2 = IA2,l − IA,c
(C.1)
where, IA1,l and IA2,l are the components of the phase currents contributing to
the resultant line current, and IA,c is the circulating current component. As-
suming ideal VSCs and neglecting the effect of the hardware/control asym-
metry, the current components contributing to the line current of the VSCs
are considered equal. Therefore, the resultant line current is given as
IA = 2IA1,l = 2IA2,l (C.2)
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and the circulating current between the VSCs is given as
IA,c =
IA1 − IA2
2
(C.3)
The magnetic coupling between the parallel interleaved legs provided by the
CI is used to suppress the circulating current, as discussed below.
The schematic of the CI is shown in Fig. C.2(a), and one of the possible
physical arrangements of the CI is depicted in Fig. C.2(b). The ﬂux linkage
in the CI is given as
λA(t) = λA1(t) + λA2(t) =
∫
(VA1O −VA2O)dt (C.4)
where VA1O and VA1O are the pole voltages measured with respect to the
ﬁctitious dc-link mid-point O, as shown in Fig. F.1. The ﬂux density in the
core is given as
BA(t) =
1
2NAc
∫
(VA1O −VA2O)dt (C.5)
where N is the number of turns and Ac is the core cross-sectional area. The
maximum value of the ﬂux density and the core losses are the important pa-
rameters to consider in the design of the CI. From (D.4), it can be inferred that
the ﬂux density depends on the time integral of the pole voltage differences,
which in turn depends on the dc-link voltage, the interleaving angle,the mod-
ulation index, and the PWM scheme used. Therefore, the effect of the PWM
schemes on the design of the CI is analyzed in the following section.
3 Pulsewidth Modulation Schemes and their Ef-
fect on the Coupled Inductor Design
The reference space vector
−→
V re f is sampled, and it’s magnitude (Vre f ) and
angle (ψ) information is used for the selection of the two adjacent active state
vectors along with the zero vectors to synthesize the
−→
V re f [11–13]. The
respective dwell time of the active vectors is chosen to maintain the volt-sec
balance. Let T1, T2, and Tz be the dwell times of the vectors
−→
V 1,
−→
V 2, and−→
V 0/
−→
V 7, respectively, and it is given by
T1 = 2√3
|−→V re f |
Vdc
Ts sin(60◦ − ψ) (C.6a)
T2 = 2√3
|−→V re f |
Vdc
Ts sin(ψ) (C.6b)
Tz = Ts − T1 − T2 (C.6c)
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Fig. C.3: The ﬂux density in the CI when VSCs are modulated using SVM. The switching fre-
quency is 2.5 kHz and maximum ﬂux density in the core is restricted to 1 T.
where Vdc sis the dc-link voltage and Ts is the switching cycle. The time
during which the zero vector is applied can be written as
Tz = KzTz + (1− Kz)Tz
where, 0  Kz  1
(C.7)
Different modulation possibilities exist with variation in the parameter Kz
[12]. Kz = 0.5 results in a classical center aligned Space Vector Modulation
(SVM). Similarly, sequences for Discontinuous PWM (DPWM) schemes can
be generated by choosing the appropriate value of Kz. The SVM, DPWM1
(60◦clamp), DPWM2 and DPWM3 (30◦) clamp PWM schemes are considered
for comparison [12–14].
3.1 The Center-aligned Space Vector Modulation
The opposite polarity zero vectors are applied at the same time for the dura-
tion of Tz/4. For low modulation indices, the dwell time of the zero vectors is
dominant. As a result, the CI is subjected to more ﬂux-linkage at low modu-
lation indices. In a thermally limited CI design, the power density decreases
due to the high core losses as a result of the more ﬂux-linkage at low modu-
lation indices. The ﬂux density pattern is identical in every quarter period of
the fundamental cycle and can be described using piecewise linear equations
as given in Table D.1. The asymmetrical regular sampled PWM scheme is
considered [14]. Therefore, the peak ﬂux-linkage λA,p changes in every half
switching cycle. As can be inferred from the ﬂux density description given
in Table D.1, the λA,p is a function of the modulation index M and the refer-
ence space vector angle ψ. The maximum value of the peak ﬂux-linkage as a
function of modulation index is given as
λA, pmax =
1
4
VdcTs (C.8)
147
Paper C.
0 20 40 60 80
−1
−0.5
0
0.5
1
Reference space vector angle ψ (degree)
B
(T
)
M=0.2
M=0.5
M=1
Fig. C.4: The ﬂux density in the CI core when DPWM1 is used. The switching frequency is 2.5
kHz and maximum ﬂux density in the core is restricted to 1 T.
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Fig. C.5: The ﬂux density in the CI core when DPWM2 is used. The switching frequency is 2.5
kHz and maximum ﬂux density in the core is restricted to 1 T.
Although the maximum value of the peak ﬂux-linkage is the same for all
modulation indices, the ﬂux-linkage pattern is different. The ﬂux density in
the CI for different modulation indices is shown in Fig. C.3. The peak ﬂux
density in each half switching cycle is higher for lower modulation indices
and reduces with the increase in the modulation index as evident from Fig.
C.3.
3.2 DPWM1: 60◦Clamp
In most grid connected application, the grid current has a power factor close
to unity and the use of the 60◦ clamp PWM (DPWM1) results in low switch-
ing loss reduction [11, 13, 15]. The non-switching interval for each phase leg
is arranged around the positive and negative peaks of the respective refer-
ence voltage. The switching losses are reduced since each phase leg is not
switched in a region where the current through the semiconductor devices of
that leg is at its maximum value [14].
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Fig. C.6: The ﬂux density in the CI core when DPWM3 is used. The switching frequency is 2.5
kHz and maximum ﬂux density in the core is restricted to 1 T.
The ﬂux density in the CI depends on the magnitude and angle of the
reference space vector
−→
V re f . The ﬂux density in the CI for DPWM1 can be
described using piecewise linear equations as given in Table D.3. The ﬂux
density for the ﬁrst quarter of the fundamental cycle is plotted in Fig. C.4 for
modulation indices of 0.2, 0.5, and 1. The maximum peak ﬂux-linkage varies
with the modulation index, and it is given as
λA,pmax =
⎧⎨
⎩ VdcTs(
1√
3
|−→V re f |
Vdc
), 0 ≤ M < 1/√3
1
4VdcTs, 1/
√
3 ≤ M < 2/√3
(C.9)
For modulation indices less than 1/
√
3, the maximum value of the peak ﬂux
density in case of DPWM1 is less than that of the SVM. However, for a mod-
ulation indices higher than 1/
√
3, the λA,pmax for DPWM1 is the same as that
of the SVM.
3.3 DPWM2: 30◦Lagging Clamp
For a lagging power factor load, the use of DPWM2 can results in low switch-
ing losses [16]. Due to the asymmetrical switching sequence in each subsec-
tor, the ﬂux density pattern is no longer identical in a quarter period of the
fundamental cycle. Instead, the ﬂux-density pattern is identical in every half
period of the fundamental cycle. Similarly to DPWM1, the ﬂux density in the
CI for the DPWM2 can be also described by the piecewise linear equations.
The ﬂux density variation for different values of the modulation indices is
plotted in Fig. C.5. The maximum value of the peak ﬂux density λA,pmax is
the same as that of the DPWM1, and can be described by (C.9).
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Fig. C.7: The maximum peak ﬂux linkage λA,pmax variation with the modulation index. The
ﬂux-linkage is normalized with respect to the VdcTs.
3.4 DPWM3: 30◦Clamp
In this PWM scheme, each phase leg is clamped to the opposite dc-link in
each 60◦segment. Different zero vectors are applied in each subsector (half
of a 60◦sector). The ﬂux density pattern is plotted in Fig. C.6. The peak
ﬂux-density λA,pmax is given as
λA,pmax =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
VdcTs( 1√3
|−→V re f |
Vdc
),
for 0 ≤ M < 1/√3
1
4VdcTs,
for 1/
√
3 ≤ M < 2/3
VdcTs( 12 − 12
|−→V re f |
Vdc
),
for 2/3 ≤ M < 4/(3+√3)
VdcTs( 12
√
3
|−→V re f |
Vdc
),
for 4/(3+
√
3) ≤ M < 2/√3
(C.10)
The CI suppresses the circulating current by providing magnetic coupling
between the interleaved parallel legs. Assuming strong magnetic coupling
between the windings, the ﬂux in the core has only high frequency com-
ponents, which are concentrated around the odd multiple of the carrier fre-
quency. The high frequency excitation could lead to signiﬁcant size reduction
of the CI. However, more losses due to the high frequency excitation may
result into increased loss density, and considerable thermal management is
required [17, 18]. In order to achieve higher power density, active cooling is
preferred [17]. However, active cooling increases complexity and should be
avoided.
The size of the CI can also be reduced by operating with high ﬂux density.
However, this also results in increased losses. Thus, the volume optimized
design of the CI may result in thermally limited design, where the maximum
ﬂux density in the core is determined by the heat dissipation capability of
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Fig. C.8: The core losses in the CI for different PWM schemes. The core losses are normalized
with respect to that of the SVM. The carrier frequency is taken to be the same in all cases.
the CI [19], and not by the saturation ﬂux density. For parallel interleaved
VSCs, the PWM scheme has a strong inﬂuence on the maximum value of the
peak ﬂux density and the losses in the CI. The variation in the maximum
value of the peak ﬂux-linkage with the modulation index for different PWM
schemes [9] is plotted in Fig. C.7. The maximum value of the peak ﬂux link-
age is the same in all schemes. However, the ﬂux-linkage pattern is different.
As a result, the core losses would be different in each of the schemes, which
is an important factor in determining the size and the efﬁciency of the CI,
and it is discussed below.
The
−→
V re f is sampled twice in a switching cycle, and the losses are eval-
uated for every half switching cycle. The ﬂux density behavior in the half
switching cycle can be described by the piecewise linear equations given in
Table D.1 and D.3 for the SVM, and the DPWM1, respectively.
The Improved Generalized Steinmetz Equation (IGSE) [20, 21] is used to
calculate the core losses, and the core losses per unit volume is given as
Pv =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (C.11)
where α, β and ki are the constants determined by the material characteristics.
The ﬂux density pattern is identical over a quarter period of the fundamental
cycle. Therefore, the core losses are evaluated for each half switching cycle
over a quarter period of the fundamental cycle. The average core loss over
this period is given as
Pv =
2
( fswf0 )
(
fsw
2 f0
)
∑
k=1
2
Ts
Ts
2∫
0
ki(4Bmax fsw)α(ΔBk)β−αdt (C.12)
where f0 is the fundamental frequency and fsw is the switching frequency.
The amorphous metal cores are considered, where the Steinmetz constants
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Table C.3: Parameters for simulation study
Parameters Simulation study
Switching frequency 2.5 kHz
DC-link voltage 680 V
Maximum ﬂux density Bmax 1 T
Window utilization factor Kw 0.5
RMS current in winding IA,1(rms) 8 A
Current density J 2 A/m2
Core material Amorphous metal AMCC40
Core cross-sectional area Ac 3.7×10−4m2
No. of turns N 92
are α = 1.51, β = 1.74 and ki = 0.622.
To compare the PWM method independent of the design parameters, the
volumetric losses in each of the DPWM schemes are normalized with respect
to that of the SVM. From Fig. C.8, it is evident that the DPWM3 outperforms
other schemes in terms of the core losses. All the DPWM schemes have
lower core losses compared to SVM at low modulation indices. The switching
sequences involved in the DPWM2 are the same as the switching sequences
of the DPWM1 in subsector 1 (0◦ < ψ  30◦) and switching sequences of
DPWM3 in subsector 2 (30◦ < ψ  60◦). Thus, the core losses of the DPWM2
is an average of the core losses of the DPWM1 and core losses of the DPWM3
as depicted in Fig. C.8. For high modulation indices, the DPWM1 has the
highest core losses, followed by the DPWM2 and SVM.
4 Simulation and Experimental Results
The CI is designed using area a product approach and the design data are
given in Table K.3. The area-product (Ap), which is the product of core cross-
sectional area Ac and window area Aw, is given as
Ap = Ac × Aw =
Vdc,max IA,1(rms)
4KwJBmaxFs
(C.13)
where Vdc,max is the maximum dc-link voltage, IA,1(rms) is the rms current
ﬂowing through each winding, Kw is the window utilization factor and Bmax
is the maximum ﬂux density. The magnetic model is implemented in PLECS
and the simulated ﬂux density is depicted in Fig. C.9. The ﬂux density
pattern for all PWM schemes closely matches with the analysis presented in
Section III. The ﬂux density and the circulating current for the SVM is plotted
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Fig. C.9: Simulated ﬂux density in the CI and the circulating current. (a) SVM: ﬂux density, (b)
SVM: circulating current, (c) DPWM1: ﬂux density, (d) DPWM2: ﬂux density, (e) DPWM3: ﬂux
density.
in Fig. C.9(a) and C.9(b), respectively. The simulation results are obtained
with the modulation index of M=1. The core is excited only for two third
period of the fundamental cycle for all DPWM schemes as evident from Fig.
C.9. The maximum value of the peak ﬂux density in the CI is the same in all
the PWM schemes with M=1 except for the DPWM3. The DPWM3 has a low
value of the maximum ﬂux density for high modulation indices, as shown
in Fig. C.7. The circulating current is proportional to the ﬂux density in the
core as it is evident from the Fig. C.9(a) and C.9(b), and thus the circulating
current is measured and used for comparison of the PWM schemes in the
experimental setup due to the ease of the measurement.
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Fig. C.10: Performance comparison of the PWM schemes: The modulation index M=1. (a) SVM,
(b) DPWM1, (c) DPWM2, (d) DPWM3.
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5. Conclusion
Experimental measurements have been obtained to demonstrate the valid-
ity of the analysis presented in the paper. The schematic of the test setup is
shown in Fig. F.1. The single phase inductors are used which will also intro-
duce inductance in the circulating current path. This arrangement is adopted
to simplify the measurement [9]. From Fig. F.1, the dynamic behavior of the
circulating current is given as
IA,c =
1
2L f
∫
(VA1O −VA2O) dt (C.14)
From (I.39) and (D.3), it is clear that the circulating current (IA,c) is a replica
of the ﬂux linkage in the core. Therefore, the measurements of IA1 − IA2,
which is equal to 2× IA,c are obtained.
The dc-link voltage is set to 600 V. The carrier frequency is taken to be 2.5
kHz and the interleaving angle of 180◦ is chosen. The dead-time of 2μ s is
used. The line ﬁlter inductor of 6.8 mH is used, and a resistive load is set to
20 Ω. The inductance in the circulating current path is 2×6.8 mH. The results
for modulation index of 1 for different PWM schemes are given in Fig. C.10.
The maximum value of the peak circulating current IA,c is measured for
different the PWM schemes. The modulation index is varied in the full linear
range. The peak value of circulating current is different in each half switching
period and the highest value of the peak of IA,c is captured and given in Table
C.4. The circulating current is a replica of the ﬂux-linkage in the CI. The
maximum value of the peak of the circulating current is the same for all of
the PWM schemes. For SVM, a constant value of IA,cmax is observed over the
entire modulation range, which is in agreement with the analysis presented
in Section III. The DPWM schemes have smaller IA,cmax for lower modulation
indices, and the IA,cmax variation with modulation index matches with the
analysis.
5 Conclusion
The inﬂuence of the PWM schemes on the design of the CI, used for the
circulating current reduction in the parallel interleaved VSCs, is discussed.
The carrier interleaving improves the line current quality, thus the size of the
line ﬁlter can be reduced. However, it requires additional circulating current
ﬁlter. The design of this ﬁlter is strongly inﬂuenced by the PWM scheme
used. The analytical model to evaluate the ﬂux density in the CI is presented.
The maximum value of the peak ﬂux density for different PWM schemes is
the same, however the ﬂux density pattern is different. This would results
in different core losses. The core losses, being an important factor for proper
thermal design of the CI, it is also evaluated for each of the PWM schemes.
The use of the SVM results in high core losses for low modulation indices.
155
References
Table C.4: Comparison: Maximum value of peak of IA,c (A)
M IA,cmax
SVM DPWM1 DPWM2 DPWM3
0.1 3.55 0.79 0.81 0.84
0.2 3.52 1.46 1.47 1.47
0.3 3.50 2.09 2.07 2.02
0.4 3.55 2.68 2.67 2.63
0.5 3.50 3.23 3.19 3.20
0.6 3.48 3.72 3.72 3.79
0.7 3.48 3.63 3.63 3.71
0.8 3.42 3.55 3.42 3.27
0.9 3.40 3.50 3.42 2.82
1.0 3.40 3.48 3.36 2.97
1.1 3.36 3.48 3.36 3.24
1.15 3.38 3.39 3.37 3.37
The comparison also indicates that the use of DPWM3 results in the lowest
core losses in the CI. Although the core is excited for two third period of the
fundamental cycle in all DPWM schemes, the switching sequences involved
in DPWM1 results in more ﬂux linkage at high modulation indices and thus
incurs the highest core losses for modulation indices higher than 0.6.
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1. Introduction
Abstract
Parallel Voltage Source Converters (VSCs) require an inductive ﬁlter to suppress the
circulating current. The size of this ﬁlter can be minimized by reducing either the
maximum value of the ﬂux linkage or the core losses. This paper presents a modiﬁed
Discontinuous Pulsewidth Modulation (DPWM) scheme to reduce the maximum
value of the ﬂux linkage and the core losses in the circulating current ﬁlter. In
the proposed PWM scheme, the dwell time of an active vector is divided within a
half-carrier cycle to ensure simultaneous occurrence of the same zero vectors in both
VSCs. A function to decide the ratio of the dwell time of the divided active vector
is also presented. The effect of the proposed PWM scheme on the maximum value of
the ﬂux linkage and the core losses is analyzed and compared with that of the space
vector modulation and 60◦clamped DPWM schemes. The analytical expressions for
the maximum value of the ﬂux linkage are derived for each of these PWM schemes.
In addition, the effect of the proposed PWM scheme on the line current ripple and the
switching losses is also analyzed and compared. To verify the analysis, experimental
results are presented, which prove the effectiveness of the proposed PWM scheme.
1 Introduction
Three-phase voltage source converter (VSC) is widely used as a dc/ac con-
verter in power electronics applications and often connected in parallel to
meet the ever increasing demand for higher power rating converter [1, 2]. In
grid-connected application, the total harmonic distortion (THD) in the line
current should be low [3]. Due to limited switching frequency in the high
power converters, large ﬁlters are required [4]. This leads to the increase in
the size, weight, and cost of the overall converter system. For VSC fed vari-
able speed machines, the harmonic distortion in the line current must be low
for satisfactory operation of the drive [5]. The harmonic distortion depends
primarily on the switching sequence, modulation index, and the switching
frequency [5]. Several efforts have been made to improve the performance of
the VSC in terms of the harmonic distortion and switching losses by using
optimal switching sequences for modulation of the VSC legs [6–8].
The harmonic distortion in the line current can be reduced by increasing
the switching frequency. However, the switching frequency of the semicon-
ductor devices for high power applications is often limited. The effective
switching frequency can be increased by using interleaved carriers in parallel-
connected VSCs, and the line current quality can be improved [9]. The selec-
tion of the proper interleaving angle leads to the reduction in the line current
ripple [9–15]. This implies that with interleaved parallel VSCs, the size of the
line ﬁlter can be reduced, or the switching frequency can be reduced for a
given set of ﬁlter components without violating the THD constraints.
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Fig. D.1: Two parallel interleaved VSCs with a common dc-link. The ﬁlter arrangement for cir-
culating current suppression using the CI and the CM inductor is depicted, where X = {A, B,C}
and n = {1, 2}.
The circulating current is generated in the parallel VSCs due to hard-
ware and control asymmetries [2]. When carrier interleaving is used, the
pole voltages (measured with respect to the ﬁctitious mid-point of the dc-
link O, as shown in Fig. F.1) of the interleaved parallel legs are phase shifted.
Therefore, there exists a potential difference that further increases the cir-
culating current [16]. This is a high frequency circulating current with har-
monic components concentrated around the odd multiples of the switching
frequency [12]. This unwanted current increases stress on the semiconductor
switches and causes additional losses. Therefore, it should be suppressed.
The circulating current is strongly inﬂuenced by the Pulsewidth Modula-
tion (PWM) scheme. The conventional Space Vector Modulation (SVM) uses
two adjacent active vectors and both of the zero vectors to synthesize a ref-
erence space vector. The zero vectors are applied at the beginning and at
the end of a half-carrier cycle. Various other variants of the SVM scheme
can be obtained by merely dividing the dwell time of the zero vectors un-
equally [17]. The Discontinuous PWM (DPWM) schemes use only one zero
vector in each half-carrier cycle. The commutation of each phase leg is ceased
for the one third period of the fundamental cycle [18, 19]. The PWM schemes,
which modify the DPWM schemes by dividing one of the active vectors into
two equal halves, are proposed in [20, 21]. These PWM schemes affect the
line current ripple. A hybrid PWM scheme, which is a combination of the
conventional SVM and different DPWM schemes, is proposed in [14] to mini-
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mize the line current ripple for the parallel VSCs. However, separate dc-links
are used and thus the circulating current ﬁlter is not present.
To avoid the circulating current, galvanic isolated transformer can be used
for each VSC [22]. However, the use of the bulky transformer adds to the
cost and increases the size. Therefore, it should be avoided. Instead of this,
a coupled inductor (CI) [23–26] for each phase or a common-mode (CM) [27]
inductor for each VSC can be used as a circulating current ﬁlter (Fig. F.1).
Assuming strong magnetic coupling in the circulating current ﬁlter, the ﬂux
linkage in the core due to the line current can be neglected. Therefore, the ﬂux
linkage has only the high frequency components determined by the switch-
ing frequency. These high frequency components result in high core losses,
and the circulating current ﬁlter requires larger surface area to dissipate the
heat. Ewanchuk et al. [28] proposed a modiﬁed DPWM scheme that can
make the CM voltage zero. This permits the use of a three limb inductor
only. However, the number of commutations are increased. Therefore, it may
not be feasible for medium/high power applications. Another PWM scheme
is proposed in [29] to change the zero vector pattern by introducing an ad-
ditional switching. This avoids the coexistence of the different zero vectors
at a sector transition, and thus the jumping of the circulating current can be
avoided.
The CI is used to provide magnetic coupling between the parallel inter-
leaved legs [23–26]. A modiﬁed CI, which is proposed in [30], combines the
functionality of both the line ﬁlter inductor and the circulating current ﬁl-
ter. To reduce the ﬂux linkage in the CI, a PWM scheme is proposed in [25].
This PWM scheme adds an optimal common-mode offset to the reference
signals based on the modulation index. This can lead to the reduction of the
maximum value of the ﬂux linkage, but the discussion on the core losses is
not given. However, the core losses are an important parameter to consider
in the design of the circulating current ﬁlter. As discussed before, the high
frequency components of the ﬂux linkage increase the core losses. This may
lead to a thermally limited design of the circulating current ﬁlter, where the
maximum ﬂux density in the core is limited by the heat dissipation capabil-
ity and not by the magnetic saturation. In this case, the core losses can be
reduced by reducing the peak ﬂux density for a given switching frequency
and core dimensions.
An active method to reduce the peak ﬂux linkage as well as the core losses
for the circulating current ﬁlter is proposed in this paper. The method divides
the dwell time of an active vector within a half-carrier cycle to ensure simul-
taneous occurrence of the same zero vectors in both VSCs. A function to
calculate the division of the dwell time are also proposed. This reduces both
the maximum value of the ﬂux linkage and the core losses in the circulating
current ﬁlter.
The paper is organized as follows. Section II presents the basic theory of
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the circulating current. In addition, the relationship between the ﬂux linkage
in the circulating current ﬁlter and the pole voltages is discussed for the in-
terleaved VSCs. The effect of the different switching sequences on the ﬂux
linkage in the core is analyzed in Section III. Section IV presents the proposed
DPWM scheme. The effect of the proposed PWM on the ﬂux linkage in the
CI and the CM inductor, the harmonic distortion in the line current, and the
switching losses are also discussed and compared with that of the SVM and
the 60◦ clamped DPWM. The experimental results are presented in Section
V.
2 Parallel Interleaved VSCs
2.1 Circulating Current
The parallel-connected VSCs are operated with interleaved carrier signals.
The circulating current (IX,c) ﬂows through the VSC legs in addition to the
line current component IX1,l , as shown in Fig. F.1. Therefore, the phase
currents can be given by
IX1 = IX1,l + IX,c
IX2 = IX2,l − IX,c
(D.1)
where IX1,l and IX2,l are the components of the phase currents contribut-
ing to the resultant line current IX . IX,c is the circulating current, where
X = {A, B,C}. Assuming ideal VSCs and neglecting the effect of the hard-
ware/control asymmetries, the current component of each VSC, contributing
to the grid current, are considered to be equal (IX1,l = IX2,l). Therefore,
IX,c =
IX1 − IX2
2
(D.2)
The differential equation describing phase X circulating current can be
given as
dIX,c
dt
=
VX1O −VX2O
Lc
(D.3)
where Lc is the inductance offered to the circulating current. VX1O and VX2O
are the pole voltages measured with respect to the ﬁctitious dc-link mid point
O.
2.2 Flux Linkage in Circulating Current Filter
To offer the desired inductance Lc to the circulating current, a CI and a CM
inductor based solution is proposed in literature. To design the inductor, the
maximum value of the ﬂux linkage should be known. Therefore, the ﬂux
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linkage analysis for both the CI and the CM inductors is presented in this
subsection.
2.2.1 Coupled Inductor
In case of the CI, the ﬂux density in the core is given by
BX(t) =
1
2NAc
∫
(VX1O −VX2O)dt (D.4)
and the ﬂux linkage is
λX(t) = λX1(t) + λX2(t) =
∫
(VX1O −VX2O)dt (D.5)
where N is the number of turns, and Ac is the core cross-sectional area. The
differential voltage across the ﬁlter (VX1O − VX2O) is responsible for the ﬂux
linkage, and in order to reduce the ﬂux linkage, the time integral of this
differential voltage should be reduced [26, 31].
Let L be the self inductance, and M be the mutual inductance of the CI.
The pole voltage difference is given by
VX1O −VX2O = (L+ M)dIX1dt − (L+ M)
dIX2
dt
(D.6)
Using (F.3) and (D.6), the dynamic equation of the circulating current is given
as
dIX,c
dt
=
VX1O −VX2O
2(L+ M)
(D.7)
If strong coupling is ensured (L ≈ M), the inductance offered to the circu-
lating current is Lc = 4L. From (I.39) and (D.7), the ﬂux linkage in the CI is
proportional to the circulating current IX,c, which is half of the difference of
the phase currents.
2.2.2 Common-mode Inductor
In the CM inductor, the magnetic coupling between the phases is used to sup-
press the circulating current. Since all three phases are wound on the same
core, the ﬂux linkage is proportional to the average of the phase currents,
and the ﬂux linkage is three times the CM ﬂux linkage, where the CM ﬂux
linkage is given as
λCM(t) =
λA(t) + λB(t) + λC(t)
3
=
∫
(VCM1 −VCM2) dt (D.8)
where VCMn is the CM voltage of the nth VSC, and it is given by
VCMn =
VAnO +VBnO +VCnO
3
(D.9)
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Fig. D.2: Basic space vector sectors and states in complex αβ plane.
where n = {1, 2}.
The size of the CM inductor can be made smaller by reducing the peak ﬂux
linkage, which can be achieved by minimizing the time integral of the differ-
ence of the CM voltages. The difference depends on the interleaving angle,
modulation index, and the PWM scheme used, and it is described in the
following section.
3 Switching Sequences and their Effect on the Flux
Linkage
The two-level VSC has eight voltage vectors deﬁned by the combination of
the switch states. These states generate six active vectors (
−→
V 1-
−→
V 6) and two
zero vectors (
−→
V 0,
−→
V 7), as shown in Fig. D.2. The three-phase reference
signals can be represented by a complex reference vector
−→
V re f . Based on
the magnitude (|−→V re f |) and angle (ψ) of the sampled −→V re f , two adjacent
active voltage vectors and zero vectors are commonly applied to synthesize
the reference vector [19, 32, 33]. The respective dwell time of the active vectors
is chosen to maintain the volt-sec balance. Let T1, T2, and Tz be the dwell time
of
−→
V 1,
−→
V 2, and
−→
V 0/
−→
V 7, respectively, and they are given by
T1 = 2√3
|−→V re f |
Vdc
Ts sin(60◦ − ψ) (D.10a)
T2 = 2√3
|−→V re f |
Vdc
Ts sin(ψ) (D.10b)
Tz = Ts − T1 − T2 (D.10c)
where Ts is the carrier interval. The dwell time of the zero voltage vec-
tors
−→
V 0 and
−→
V 7 are given by KzTz and (1 − Kz)Tz, respectively, where
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+Vdc/2
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VSC1 switching sequences
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λCM,p
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Fig. D.3: SVM: Common mode voltages of individual VSCs and their voltage difference when
the carriers are interleaved by an angle of 180◦.
0  Kz  1. Different modulation possibilities exist with variation in the pa-
rameter Kz [32]. For example, Kz = 0.5 results in the conventional SVM. By
changing the value of Kz between zero and one with a frequency three times
higher than the frequency of the reference signal, several DPWM schemes can
be realized [32]. If the value of Kz is changed from zero to one in the mid-
dle of the sector 1, the reference signals for 60◦clamped DPWM (DPWM1) is
generated. Although the number of commutations is two-third of that of the
SVM, the switching losses can be reduced up to 50% for unity power factor
applications. However, the reduction in the switching losses strongly depend
on the displacement power factor angle. For equal switching losses, the car-
rier frequency of the DPWM1 can be increased by a factor of Kf times than
that of the SVM. The value of Kf varies in a wide range with the displace-
ment power factor angle [19]. Therefore, the carrier frequency is taken to be
the same in all of the cases for comparing the effect of the PWM schemes on
the design of the circulating current ﬁlter. In addition, the switching losses
are also compared for a fair evaluation. The effect of the switching sequences
of the SVM and the DPWM1 on the CM ﬂux linkage is analyzed. The inter-
leaving angle is considered to be 180◦.
3.1 Conventional Space Vector Modulation
In SVM, the opposite polarity zero vectors are applied at the same time and
result in a maximum value of the CM voltage difference, as depicted in Fig.
H.10. The simultaneous occurrence of
−→
V 7 in VSC1 and
−→
V 0 in VSC2 results
in more ﬂux linkage since the polarity of the CM voltage is opposite in this
case. The same argument applies when both
−→
V 0 in VSC1 and
−→
V 7 in VSC2
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coexist. Both of these undesirable voltage vectors appear when SVM is used
with the interleaving angle of 180◦. For low modulation indices, the dwell
time of the zero vectors is dominant. This results in high ﬂux linkage at lower
modulation indices.
3.2 60◦Clamped Discontinuous PWM (DPWM1)
1 2 7 7 2 1
7 2 1 1 2 7
VCM,1
VCM,2
(VCM,1−
VCM,2)
-2Vdc/3
+2Vdc/3
−Vdc/6
+Vdc/2
+Vdc/2
Ts
VSC1 switching sequences
VSC2 switching sequences
λCM
(a)
2 1 0 0 1 2
0 1 2 2 1 0
VCM,1
VCM,2
(VCM,1−
VCM,2)
-2Vdc/3
+2Vdc/3
−Vdc/2
−Vdc/2
+Vdc/6
+Vdc/6
Ts
VSC1 switching sequences
VSC2 switching sequences
λCM
(b)
Fig. D.4: DPWM1: Switching sequences and common-mode voltages of both the VSCs. (a)
sub-sector: 1, 0◦ ≤ ψ < 30◦, (b) sub-sector: 2, 30◦ ≤ ψ < 60◦.
The DPWM1 uses two different switching sequences in each sector. For
0◦ ≤ ψ < 30◦ (sub-sector 1), the voltage vectors −→V 1, −→V 2, and −→V 7 (127) are
applied sequentially and vice-versa, as shown in Fig. D.4(a). Accordingly,−→
V 0,
−→
V 1, and
−→
V 2 (012) are applied for 30◦ ≤ ψ < 60◦ (sub-sector 2), as
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Fig. D.5: Switching sequences of the proposed scheme in each sub-sector.
shown in Fig. D.4(b). The CM voltages, their difference, and the CM ﬂux
linkage in both of the sub-sectors are depicted in Fig. D.4. The use of
−→
V 1
and
−→
V 7 results in opposite polarity CM voltages. Similarly, the polarities of
the CM voltages are different when the voltage vectors
−→
V 0 and
−→
V 2 are used.
The CM voltage difference increases if the polarities of the CM voltages are
different in both VSCs. These undesirable vectors appear in both sub-sectors,
when DPWM1 is used, as shown in Fig. D.4.
4 Modiﬁed DPWM for Circulating Current Reduc-
tion
It is evident that the PWM sequences determine the ﬂux linkage pattern.
Therefore, the design of the circulating current ﬁlter is strongly inﬂuenced by
the PWM scheme used. Some vectors in a PWM scheme which may lead to
high ﬂux linkage are summarized below.
• The simultaneous application of −→V 7 in VSC1 and −→V 0 in VSC2 and
vice-versa.
• The simultaneous occurrence of a zero vector in VSC1 and an active vec-
tor in VSC2 and vice-versa. For example, the simultaneous occurrence
of
−→
V 7 and
−→
V 1 (vectors with opposite polarity CM voltage).
Since these vectors cause high ﬂux linkage in the circulating current ﬁlter,
they should be avoided. However, if the same zero vectors in both VSCs (e.g.−→
V 7 in both VSCs) are applied simultaneously, a signiﬁcant reduction in the
ﬂux linkage can be achieved. Based on these observations, a PWM scheme is
presented where the division of an active vector within a half-carrier cycle is
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Fig. D.6: Proposed modulation scheme: Switching sequences and CM voltages of both the
VSCs with an interleaving angle of 180◦. (a) sub-sector 1: 0◦ ≤ ψ < 30◦, (b) sub-sector 2:
30◦ ≤ ψ < 60◦.
used to align the same zero vector in both VSCs.
The PWM schemes where the dwell time of the active vector are divided
into two equal intervals in each half-carrier cycle is proposed in [5, 20, 21, 34,
35]. However, the dwell time of an active vector is not divided equally in this
paper. It is divided in a manner to align the same zero vectors of both VSCs.
The ratio, in which the dwell time is divided, varies with the reference space
vector angle, and it is updated in each half-carrier cycle.
The sequences used in the proposed PWM scheme are depicted in
Fig. D.5. The numbers shown in Fig. D.5 represent the sequence in which
the voltage vectors are applied, e.g. 1012 represents that
−→
V 1,
−→
V 0,
−→
V 1, and−→
V 2 are applied in sequence. The discussion is restricted to the ﬁrst sector of
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Fig. D.7: Variation in parameter K1, K2 with reference vector angle ψ. Due to the symmetry the
plot is restricted to the ﬁrst sector.
the space vector diagram. The same discussion applies to other sectors due
to the symmetry. From Fig. D.5, it is evident that each phase discontinues
switching for one third period of the fundamental cycle. For example, phase
A is clamped twice to the positive dc-link for 30◦  ψ < 60◦ and 300◦ 
ψ < 330◦ and clamped twice to the negative dc-link for 120◦  ψ < 150◦ and
210◦  ψ < 240◦ in a fundamental period. The active voltage vector with
the maximum dwell time is divided into two intervals and applied twice in
a half-carrier cycle. Therefore, one of the phase legs is switched twice. In
the proposed PWM scheme, one phase does not switch, whereas one of the
phases is switched twice in a half-carrier cycle. Hence, it is referred to as the
modiﬁed DPWM in this paper.
If the reference vector is in sub-sector 1, as shown in Fig. D.5, the dwell
time of
−→
V 1 is more than the dwell time of
−→
V 2. Thus, the dwell time of
−→
V 1
is divided, and
−→
V 0 is applied in between to ensure simultaneous occurrence
of the same zero vector in both VSCs. The reverse is true for sub-sector 2.
Therefore, in sub-sector 1 (0◦  ψ < 30◦), T1 is divided into two intervals
and can be given as
T1 = K1T1 + (1− K1)T1 (D.11)
where 0  K1  1. Similarly, in sub-sector 2 (30◦  ψ < 60◦), T2 is divided
into two intervals;
T2 = K2T2 + (1− K2)T2 (D.12)
where 0  K2  1. The ﬂexibility offered by the division of the active vectors
is used to ensure simultaneous occurrence of the same zero vectors in both
VSCs.
The switching sequences and the CM voltages in sub-sector 1 and sub-
sector 2 for the proposed scheme are shown in Fig. D.6(a) and Fig. D.6(b),
respectively for one switching cycle. In sub-sector 1, the value of K1 is up-
dated in each half-carrier cycle, while K2 is equal to one. In sub-sector 2, K2
is varied, and K1 is equal to one. The careful observation of the switching
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Fig. D.8: RMS value of the CM ﬂux linkage λCM vs. reference space vector angle ψ in a switching
cycle for (a) SVM and (b) the proposed PWM scheme. The ﬂux linkage is normalized with
respect to the VdcTs.
sequence depicted in Fig. D.6 reveals that the same zero vector of both VSCs
can coexist if
K1 =
T1 + T2
2T1
,K2 = 1 (D.13)
in sub-sector 1 and
K1 = 1,K2 =
T1 + T2
2T2
(D.14)
in sub-sector 2. The variation of K1 and K2 over a sector is depicted in Fig.
D.7. The rms value of the CM ﬂux linkage λCM in a switching cycle for the
proposed scheme is shown in Fig. D.8 and compared with that of the SVM.
A substantial reduction in λCM is achieved, especially at low values of the
modulation indices.
As discussed in Section II, the PWM schemes strongly inﬂuence the ﬂux
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Table D.4: Maximum value of the peak ﬂux linkage in a CI for different modulation schemes
Scheme Max. value of peak ﬂux linkage (λA,pmax)
SVM λA,pmax = 14VdcTs
DPWM1 λA,pmax =
⎧⎨
⎩ VdcTs(
1√
3
|−→V re f |
Vdc
), 0 ≤ M < 1/√3
1
4VdcTs, 1/
√
3 ≤ M < 2/√3
Proposed λA,pmax = VdcTs( 12
√
3
|−→V re f |
Vdc
)
linkage and the core losses in the circulating current ﬁlter. Therefore, the
effects of the proposed PWM scheme on the ﬁlter design along with the line
ripple current and the switching losses are discussed and compared with that
of the SVM and the DPWM1 in the following subsections.
4.1 Effect of the Switching Sequences on the Circulating Cur-
rent Filter Design
The circulating current is suppressed by introducing an impedance in the
circulating current path. Typically, this impedance can be introduced by in-
serting CM inductor in series with the line ﬁlter inductors [27] or using CI
for each phase group [23–25, 30]. Assuming a strong coupling between the
windings, the effect of the leakage ﬂux is neglected in the analysis. Therefore,
the ﬂux linkage in the core has only high frequency components, which result
in more core losses. In addition to this, the maximum value of the ﬂux link-
age in the core also inﬂuences the core size. Therefore, both maximum value
of the ﬂux linkage and the core losses should be considered while designing
both the CI and the CM inductor, and they are discussed below.
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Fig. D.9: Comparison of the maximum value of the peak ﬂux linkage as a function of the
modulation index. The ﬂux linkage is normalized with respect to the VdcTs.
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4.1.1 Coupled Inductor
The CI provides magnetic coupling between the interleaved legs, and the
schematic is shown in Fig. F.1. The ﬂux linkage in the coupled inductor of
phase A is evaluated using (I.39). Since the dwell time is updated in each half
carrier cycle, the peak ﬂux linkage is also different for each half-carrier cycle.
The formulas describing the maximum value of the peak ﬂux linkage as a
function of the modulation index is given in Table. D.4, and plotted in Fig.
D.9. The maximum value of the peak ﬂux linkage is the same in all cases.
However, the ﬂux linkage pattern is different, which affects the core losses,
and thus the design of the CI. Due to the quarter wave symmetry of the
reference signal, the ﬂux density pattern is the same in each quarter period
of the fundamental cycle. Thus, it is sufﬁcient to evaluate the core losses for
that period (e.g. 0◦ ≤ ψ ≤ 90◦). The ﬂux density behavior in a half-carrier
cycle for the proposed PWM scheme is described by the piecewise linear
equations given in Table D.2 and depicted in Fig. D.10(c). The piecewise
linear equations, describing the ﬂux density behavior in the CI, for the SVM
and the DPWM1 are given in Table D.1 and Table D.3, respectively. The term
T3 in those tables is the dwell time of the voltage vector
−→
V 3.
In case of SVM, the core is excited over an entire fundamental cycle.
However, for the DPWM1, the core is excited for two third of the fundamental
cycle, as shown in Fig. D.10. On the other hand, in the proposed PWM
scheme, the core is excited only for one third of the fundamental cycle, as
depicted in Fig. D.10(c).
The core losses with the proposed PWM scheme are expected to reduce
due to the reduction in both the peak ﬂux linkage and the duration of the
core excitation, and it is evaluated using the Improved Generalized Steinmetz
Equation (IGSE) [36, 37] given as
Pv =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (D.15)
where α, β, and ki are the constants determined by the material character-
istics, and Pv is the core loss per unit volume. Using (K.62), the core losses
averaged over a quarter of the fundamental cycle is given as
Pv,avg =
2
( fswf0 )
(
fsw
2 f0
)
∑
k=1
2
Ts
Ts
2∫
0
ki|dBk(t)dt |
α(ΔBk)β−αdt (D.16)
where f0 is the fundamental frequency, and fsw is the switching frequency.
In order to make the core loss analysis more general (independent of the core
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Fig. D.10: The ﬂux density pattern in the CI core for modulation indices of 0.5 and 1. (a) SVM,
(b) DPWM1, (c) Proposed scheme.
dimensions), the loss behavior is described in terms of Bmax and Ts, as
Pv,avg =
2
( fswf0 )
(
fsw
2 f0
)
∑
k=1
2
Ts
Ts
2∫
0
ki(4Bmax fsw)α(ΔBk)β−αdt (D.17)
To make the core losses comparison independent of the design parameters,
the analysis is presented in terms of the Core Loss Function (CLF), where CLF
is given as the ratio of the average volumetric core loss for a PWM scheme to
the average volumetric core loss for the SVM at a given modulation index M.
CLF =
Pv,avg(M)
Pv,avg(SVM)(M)
(D.18)
The CLFs for all considered PWM schemes are depicted in Fig. D.11. Amor-
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Fig. D.11: CLF as a function of the modulation index.
phous metal core is considered, where α = 1.51, β = 1.74, and ki = 0.622.
Lower core losses over the entire modulation range are observed for the
proposed method compared to the other considered schemes. The use of
the SVM results in highest core losses in the CI for low modulation indices
(M < 0.6), whereas the core losses are the highest in case of DPWM1 at high
modulation indices.
The volume optimized design of the inductor often results in non-saturated
thermally limited design, and the core losses primarily determine the size of
the CI [38]. Due to the substantial reduction in the core losses with the pro-
posed scheme, small size of the CI with minimal thermal management can
be achieved with the proposed PWM scheme.
4.1.2 Common-mode Inductor
Asiminoaei et al. [27] proposed the use of a CM inductor to reduce the cir-
culating current. This solution permits un-equal load sharing between the
parallel interleaved VSCs and scalability, and may be a preferred solution
when the modularity is the main design objective. The volume of the CM in-
ductor can be minimized by reducing either the maximum value of the peak
CM ﬂux linkage or the core losses. The maximum value of the peak CM ﬂux
linkage as a function of the modulation index is given in Table F.1 and plotted
in Fig. D.12 for the proposed PWM scheme along with that of the SVM and
the DPWM1.
For SVM, the maximum value of the peak ﬂux linkage increases as the
modulation index decreases. Therefore, for applications demanding opera-
tion over the full modulation range, the CM inductor has to be designed for
the maximum ﬂux linkage, which occurs at low modulation indices. On the
other hand, the CM is subjected to maximum ﬂux linkage for a modulation
index M = 2/3 if DPWM1 is employed. The proposed PWM scheme has
the lowest peak ﬂux linkage, compared to other PWM schemes, for the entire
modulation range. The reduction in the maximum ﬂux linkage in case of
the CM ﬁlter is achieved by using the proposed DPWM scheme. As a result,
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Table D.5: Maximum value of the peak CM ﬂux linkage
PWM scheme Max of the peak CM ﬂux linkage (λCM,pmax)
SVM λCM,pmax = VdcTs( 14 − 13√3
|−→V re f |
Vdc
)
DPWM1
λCM,pmax = VdcTs( 13
|−→V re f |
Vdc
) for (0 ≤ M≤ 23 )
λCM,pmax = VdcTs
(
1
3 − 13
|−→V re f |
Vdc
cos(60− arcsin
√
3Vdc
4|−→V re f |
)
)
for ( 23 ≤ M≤ 2√3 )
Proposed PWM λCM,pmax = VdcTs( 16
√
3
|−→V re f |
Vdc
)
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Fig. D.12: Comparison of the maximum values of the peak CM ﬂux linkage as a function of the
modulation index. The ﬂux linkage is normalized with respect to VdcTs.
small CM inductor can be realized.
4.2 Ripple Current Analysis
The line current ripple of the proposed PWM scheme is analyzed and com-
pared with that of the SVM and the DPWM1. The reference vector is synthe-
sized using the discrete vectors. Thus, at any given instant, an error between
the applied voltage vector and the reference vector exists. The error voltage
vectors for a given sampling instance are shown in Fig. J.6. The time integral
of the error vectors gives the harmonic ﬂux vector, which is proportional to
the ripple current [5, 20, 21].
In the synchronously rotating reference frame, the instantaneous error
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voltage vectors depicted in Fig. J.6 are given as
−→
V err,1 = [cos ψ −Vre f ]− j sin ψ (D.19a)
−→
V err,2 = [cos(60◦ − ψ)−Vre f ] + j sin(60◦ − ψ) (D.19b)
−→
V err,z = −Vre f (D.19c)
In the proposed scheme, the time duration, for which an active vector is
applied, is divided unequally, and the division of the active vector follows
the rule given by (D.13) and (D.14).
For the proposed PWM scheme, the harmonic ﬂux vector is given as
q-axis
d-axis
−→
V 1(100)
−→
V 2(110)
−→V re f −→V
err,1
−→ V
er
r,
2
−→V err,z
ψ−→
V 0(000)−→
V 7(111)
(a)
d-axis
q-axis
d-axis
d-axis
ψ = 4.28◦
ψ = 12.85◦
ψ = 21.42◦
(b)
Fig. D.13: (a) The active and zero vectors to synthesize given reference vector and corresponding
error voltage vectors, (b) Harmonic ﬂux vector trajectory for different values of reference vector
angle ψ for 1012 sequence in sub-sector 1.
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(1− K1)T1
VSC1 ResultantVSC2
VSC2 Resultant VSC1
Fig. D.14: d-axis and q-axis ripple components of a harmonic ﬂux vector over a switching cycle
for two parallel VSCs and their resultant with an interleaving angle of 180◦ and reference vector
angle ψ = 12.8◦.
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−→
V err,1K1T1 = [cos ψ −Vre f ]K1T1 − jK1T1 sin ψ (D.20a)
−→
V err,1(1− K1)T1 = [cos ψ −Vre f ](1− K1)T1 − j(1− K1)T1 sin ψ
−→
V err,2T2 = [cos(60◦ − ψ)−Vre f ]T2 + jT2 sin(60◦ − ψ) (D.20b)
−→
V err,zTz = −Vre f Tz (D.20c)
and it is plotted in Fig. D.13(b) for different values of the reference space
vector angles. The harmonic ﬂux vector is decomposed into d-axis and q-axis
components, as shown in Fig. D.14. The resultant vector for an interleaving
angle of 180◦ is also shown, and it is used to evaluate the ripple current/har-
monic content in the line current.
The normalized rms value of the line current ripple over a half-carrier
cycle [14] for different modulation indices for the proposed PWM scheme
is plotted in Fig. D.15(c) as a function of the ψ. The variation in the rms
value of the line current ripple for SVM and DPWM1 are also shown in Fig.
D.15(a) and D.15(b), respectively. The variation of the total rms value of the
line current ripple over the entire modulation range is also shown in Fig.
D.16. DPWM1 demonstrates better line current quality over an entire modu-
lation range. The total rms value of the line current ripple for the proposed
PWM scheme closely matches that of the SVM. For SVM, the harmonic con-
tent for low modulation indices is slightly less compared to the proposed
PWM scheme. On the other hand, the line current quality in the case of the
proposed PWM scheme is marginally better than that of the SVM at higher
modulation indices (M>0.9).
4.3 Semiconductor losses
Although one of the phase legs is clamped to dc-link for one third period of
the fundamental cycle in the proposed scheme, an additional commutation
is introduced in another leg as explained in the previous section. Thus, the
switching losses are also evaluated in this paper. The switching loss func-
tion (SLF) [18] is used to compare the switching losses of the proposed PWM
with other PWM schemes. The turn-on and turn-off characteristics of the
semiconductor devices are assumed to be linear with respect to time. The
contribution of the ripple current towards the switching losses is also ne-
glected. Since the SLF normalizes the switching loss of the proposed method
with respect to the switching loss of SVM, the relative error is small despite
the simpliﬁed loss model [18] used. The SLF for the proposed method is
given as
SLF =
⎧⎪⎨
⎪⎩
1+ ( 2−
√
3
2 ) cos φ, 0  |φ| < π6
cos φ + 12 sin φ,
π
6  |φ| < π3
2− ( 2
√
3−1
2 ) sin φ,
π
3  |φ|  π2
(D.21)
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Fig. D.15: Space dependency of the rms value of the line current ripple (normalized) for different
modulation indices. (a) SVM, (b) DPWM1, (c) Proposed scheme.
where φ is the displacement power factor angle. The SLFs for the proposed
PWM scheme along with that of the SVM and DPWM1 are plotted in Fig.
D.17. For the unity power factor applications, the switching losses are mini-
mum if DPWM1 is used. For a displacement power factor angle higher than
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Fig. D.16: Total rms value of the line current ripple (normalized) as a function of modulation
index.
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Fig. D.17: Comparison of the switching losses.
53◦, the proposed method has lower switching losses compared to that of
the SVM. However, for a displacement power factor angle in the vicinity of
zero, the proposed method has high switching losses. For the reactive power
compensation applications, the use of the proposed PWM scheme results in
the lowest switching losses, as shown in Fig. D.17.
5 Experimental Results
The experiments have been performed using single-phase inductors, which
act as both line ﬁlter inductor and the circulating current ﬁlter. This arrange-
ment is used to simplify the measurement [39]. The results for IA1 − IA2
are obtained, which is equal to 2× IA,c. As explained in Section II, the IA,c
is proportional to the ﬂux linkage in CI. Similarly, the sum of three-phase
currents of each VSC is obtained. This current is equal to 3× ICM, and it is
183
Paper D.
proportional to the CM ﬂux linkage. The dc-link voltage of 600 V is used.
The carrier frequency is taken to be 2.5 kHz and interleaving angle of 180◦is
chosen. The line ﬁlter inductor of 6.8 mH is used, and a resistive load is set
to 20 Ω. The inductance in the circulating current path is Lc = 2×6.8 mH.
(a)
(b)
(c)
Fig. D.18: The performance comparison of the proposed PWM scheme. The modulation index
M=0.3. Ch1: Phase A line current (5 A/div), Ch2: Phase A circulating current (2 × IA,c) (5
A/div), Ch3: CM circulating current (3× ICM) (5 A/div). (a) SVM, (b) DPWM1, (c) Proposed
scheme.
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(a)
(b)
(c)
Fig. D.19: The performance comparison of the proposed PWM scheme. The modulation index
M=0.6. Ch1: Phase A line current (10 A/div), Ch2: Phase A circulating current (2 × IA,c) (5
A/div), Ch3: CM circulating current (3× ICM) (5 A/div). (a) SVM, (b) DPWM1, (c) Proposed
scheme.
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(a)
(b)
(c)
Fig. D.20: The performance comparison of the proposed PWM scheme. The modulation index
M=1. (a) SVM: Ch1: Phase A line current (10 A/div), Ch2: Phase A circulating current (2× IA,c)
(5 A/div), Ch3: CM circulating current (3× ICM) (5 A/div), (b) DPWM1, (c) Proposed scheme.
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Fig. D.21: Proposed scheme: Experimental line current harmonic spectrum for a modulation
index of 1. The harmonic magnitude is normalized to the magnitude of the fundamental com-
ponent.
The line current of phase A (IA), the circulating current of Phase A (2×IA,c),
and the CM current (3×ICM) for modulation index of 0.3, 0.6, and 1 for SVM,
DPWM1, and the proposed PWM scheme is depicted in Fig. D.18, D.19, and
D.20, respectively. The experiments have been performed for the entire lin-
ear range of the modulation index and the results are given in Table D.6.
The line current THD, the maximum value of the peak circulating current of
phase A, and the maximum value of the peak CM circulating current of the
proposed method are compared with that of the SVM and the DPWM1. The
THD is calculated by performing discrete Fourier transform of the measured
line current.
For the SVM, the maximum value of the peak circulating current of
phase A remains almost constant over the entire modulation range. Since,
the phase A circulating current is proportional to the ﬂux linkage in the CI,
it can be concluded that the maximum value of peak ﬂux linkage in the CI
over the full modulation range also remains constant. The use of SVM also
results in more core losses in case of CI compared to the proposed PWM
scheme, as the core is excited over the entire fundamental cycle. The ICM
is proportional to the ﬂux linkage in the CM inductor and the experimental
results of ICM are also obtained. For the SVM, the maximum value of the
peak CM circulating current decreases with the increase in the modulation
index, which is in agreement with the analytical result presented in Section
IV and illustrated in Fig. D.12. In the proposed scheme, the maximum value
of the ICM occurs at full modulation index, and it decreases with decrease in
the modulation index. The maximum value of the peak CM current is 1.29 A
at a modulation index of one in the proposed scheme, compared to 3.98 A at
modulation index of 0.1 in case of the SVM and 2.39 A at a modulation index
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0.1
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0.79
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24.15
26.14
28.62
0.2
3.52
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0.85
3.12
0.93
0.33
22.30
19.29
25.31
0.3
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1.15
2.89
1.28
0.46
19.60
15.21
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0.4
3.55
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1.62
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17.63
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0.5
3.50
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2.57
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0.61
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16.49
0.6
3.48
3.72
2.03
2.38
2.27
0.73
13.85
6.03
14.38
0.7
3.48
3.63
2.28
2.20
2.39
0.82
11.88
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12.38
0.8
3.42
3.55
2.53
2.03
2.10
0.91
10.03
5.85
10.26
0.9
3.40
3.50
2.81
1.85
1.86
0.98
8.25
5.28
8.09
1.0
3.40
3.48
3.03
1.64
1.64
1.14
6.37
4.49
6.17
1.1
3.36
3.48
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1.46
1.49
1.27
4.71
3.66
4.47
1.15
3.38
3.39
3.37
1.39
1.28
1.29
4.05
3.31
3.87
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of 0.7 for DPWM1. Thus, for applications demanding the operation over the
full modulation range, the use of the proposed PWM scheme results in size
reduction of CM inductor.
The undesirable effect of larger duration of Tz at lower modulation indices
can be reduced by the same zero vector alignment in the proposed scheme. In
case of CI, the core is excited only for the one third period of the fundamen-
tal cycle, as evident from the waveform of the IA,c in experimental results. If
the design of CI is thermally limited, the reduced core losses result in more
compact design. The harmonic analysis of the line current is shown in Fig.
F.9. The major harmonic components are pushed close to the double of the
switching frequency by the interleaving effect.
6 Conclusion
A PWM scheme to reduce the maximum value of the ﬂux linkage and the
core losses in the circulating current ﬁlter is presented in this paper. This
PWM scheme uses the division of the active vectors within a half-carrier
cycle to ensure simultaneous occurrence of the same zero vector in both of
the VSCs. The effect of the proposed PWM scheme on the ﬂux linkage and
the core losses in the circulating current ﬁlter is analyzed. Both the maximum
value of the ﬂux linkage and the core losses are reduced substantially by the
same zero vector alignment in the proposed PWM scheme. Thus, the size
of the circulating current ﬁlter can be reduced. The switching losses are
also analyzed for the proposed PWM scheme and compared with that of
the SVM and 60◦clamped DPWM. The proposed PWM scheme demonstrates
superior efﬁciency for the reactive power compensation applications, as it
is evident from the core losses and switching losses comparisons presented
in this paper. However, for the applications, where the displacement power
factor angle is in the vicinity of zero, the use of proposed method results in
high switching losses. The line current ripple for the proposed scheme is also
analyzed, which shows that the THD of the line current closely matches that
of the SVM. The line current quality is superior in the case of the DPWM1,
however the improvement is marginal at the higher modulation indices. The
PWM scheme and the analysis presented in this paper are also supported by
the experimental results.
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1. Introduction
Abstract
The Two-Level Voltage Source Converters (2L-VSCs) are often connected in paral-
lel to realize a high current rating in MW-level converter system. In such systems,
multi-level waveform for the resultant voltages can be obtained by employing sequen-
tial switching. The harmonic performance of the multi-level voltage waveform can be
further improved by using the Phase-Disposition carrier PWM (PD PWM). How-
ever, the conventional PD PWM implementation can not be used for the modulation
of the parallel 2L-VSCs, as it causes dc ﬂux injection and may saturate the Coupled
Inductor (CI), which is needed to suppress the circulating current that ﬂows between
the parallel VSCs. A simple scheme to realize the PD PWM for three parallel 2L-
VSCs is presented in this paper. The proposed implementation uses only a single
carrier signal and can easily be implemented using a digital signal processor. The
operation of the parallel VSCs with the CI, under the PD PWM is brieﬂy discussed
and the associated dc ﬂux injection problem is investigated. The CI saturation issue
during the band transition under the PD PWM scheme is also explored and the band
strategy to avoid this problem is presented. In addition, the proposed band transition
strategy also maintains a volt-sec balance to synthesize the reference space voltage
vector during the band transition. As a result, a smooth transition from one modu-
lation band to the other is ensured without causing disturbances in the line-to-line
voltage. The switching losses and the harmonic performance of the proposed imple-
mentation are also compared with the commonly used Phase-Shifted carrier Pulse
Width Modulation (PS PWM). The implementation issues are discussed and the
experimental results are also presented.
1 Introduction
The three-phase Two-Level Voltage Source Converters (2L-VSC) are often
connected in parallel to increase the current handling capability in MW-level
converter system. The typical Silicon Insulated Gate Bipolar Transistors (Si-
IGBT) that are used in such applications suffer from excessive losses if the
switching frequency is increased beyond a few kHz. As a result, large pas-
sive ﬁlter components are generally employed to comply with the stringent
power quality requirements, which lead to the increased cost, size and losses.
Therefore the efforts are being made to reduce both the size of ﬁlter compo-
nents and the switching frequency. One of the ways to achieve this contra-
dictory requirements is to employ a multi-level VSC.
For the parallel connected 2L-VSCs, multi-level voltage waveforms can
be achieved by a sequential switching of the parallel VSC legs. A four-level
converter can be realized by the sequential switching of the three parallel 2L-
VSCs, shown in Fig. E.1. One of the ways to achieve the sequential switching
is to use the phase-shifted carrier signals [1–7]. Each of the 2L-VSC is inde-
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Fig. E.1: Four-level converter, realized using three parallel two-level voltage source converters.
A Coupled Inductor (CI) is used for suppressing the circulating current.
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Fig. E.2: Projection of the reference space voltage vector Vs = 3
√
3/8∠20◦ in the ﬁrst sextant of
the space vector diagram of the four-level converter.
pendently modulated to synthesize the reference space voltage vector having
a magnitude |Vs | (normalized with respect to the dc-link voltage Vdc) and
angle ψs (refer Fig. E.2). This scheme is commonly referred to as the Phase-
Shifted Pulse Width Modulation (PS PWM) scheme.
The switched output voltages of phase a of each of the 2L-VSCs under
the PS PWM (for |Vs | = 3
√
3/8 and ψs = 20◦) are shown in Fig. E.3(a).
The carrier signals of the three VSCs are symmetrical phase-shifted with an
interleaving angle of 120◦. The resultant switched output voltage is given as
Vx′o =
1
3
3
∑
k=1
Vxko (E.1)
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level 0 = − Vdc2 , level 1 = − Vdc6 , level 2 = + Vdc6 , and level 3 = + Vdc2
Switching sequence: 220− 210− 310− 311− 310− 210− 220
(c)
Fig. E.3: Switched output voltages for |Vs | = 3
√
3/8 and ψs = 20◦. Each of the VSCs are
modulated using two-level space vector modulation. (a) Switched output voltage of phase a of
all three VSCs, (b) Flux linking with the coil a1 of the CI, (c) Resultant switched output voltages
of all three phases.
where subscript x represent phases a, b, and c and Vxko is the switched out-
put voltage of the phase x of kth VSC, where k = {1, 2, 3}. The resultant
switched output voltages of all the phases are also shown in Fig. E.3(c),
which demonstrate four-level voltage waveforms. The switching sequences
220− 210− 310− 311− 310− 210− 220 are employed, where each of the digit
represents the voltage level of the resultant output voltage of the phase a, b
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and c, respectively (e.g. 210 represents that voltage levels of phase a, phase b,
and phase c are level 2, level 1, and level 0, respectively).
As the three parallel 2L-VSC gives four-level voltage output, the Vs can
be projected on the space vector diagram of the four-level converter, as shown
in Fig. E.2, where the reference space voltage vector is located in the triangle
Δs. The harmonic proﬁle of the synthesized voltage can be improved by us-
ing the Nearest Three Vector (NTV) [8–10], which are located on the vertices
of the triangle Δs (210-310-311). However, when the phase-shifted carrier sig-
nals are used, an additional voltage vector 220 is also employed, as shown
in Fig. E.3(c). Therefore, it is evident that the PS PWM is not an optimal
solution for the modulation of the parallel VSCs.
The optimal PWM scheme to improve the harmonic performance of the
parallel 2L-VSCs under the PS PWM is presented in [3]. The effect of the
combination of the several switching sequences and the phase-shift between
the carrier signals on the harmonic quality is investigated and optimal com-
bination has been identiﬁed for all possible values of the |Vs | and ψs. This
information is then used to select the optimal combination of the switching
sequences and the phase-shift during each sampling interval. Several combi-
nations of the switching sequences and the phase-shift are used in one funda-
mental cycle of the reference space voltage vector. This would substantially
increase the complexity and make it mere difﬁcult to implement. Moreover,
the CI could saturate during the transition from one combination to another.
For the multi-level converters, the use of the Phase Disposition carrier
modulation (PD PWM) results in the lowest harmonic distortion [8, 11, 12]
amongst other carrier modulation schemes. However, a conventional PD
modulator can not be used for the parallel VSCs, as switching of all the
parallel legs is not uniform and it could lead to the saturation of the CI. This
issue is addressed in this paper. Moreover, a dc ﬂux is injected during the
transition from one modulation band to the other. The effect of the PD PWM
on the operation of the CI is investigated and the band transition strategy to
avoid the saturation of the CI is designed. A simple implementation using a
Digital Signal Processor (DSP) is also proposed.
This paper is organized as follows. Section II describes the problems re-
lated to the use of the PD PWM in the three parallel interleaved VSCs with
the CI. The proposed scheme is presented in Section III and a implementa-
tion using the DSP is discussed in Section IV. A comparative evaluation and
performance veriﬁcation through the experimental studies are included in
Section V.
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Fig. E.4: Resultant switched output voltage of three parallel interleaved two-level voltage source
converters. The voltage is normalized to half of the dc-link voltage Vdc/2.
2 PD Modulation of the Parallel Interleaved VSCs
and Associated Issues
In this section, the operating principle of the three parallel interleaved VSCs
with the CI is brieﬂy discussed and the issues related to the PD PWM of this
converter is examined.
2.1 Operation of the Three Parallel Interleaved VSCs
Three parallel 2L-VSCs with a common dc-link is shown in Fig. E.1. The
four level resultant switched output voltage waveforms Vx′k can be achieved
by sequential switching of these VSCs, as shown in Fig. E.4. The switched
output voltages of the parallel legs of a given phase are shifted with respect
to each other due to the sequential switching (cf. Fig. E.3(a)) and would drive
large circulating current between the parallel legs. The ﬂow of this unwanted
circulating current increases losses and demands unnecessary oversizing of
the components present in the circulating current path. Therefore, the circu-
lating current should be suppressed to some acceptable value to realize the
full potential of the parallel interleaved VSCs.
The circulating current suppression can be achieved by introducing
impedance in the circulating current path. The use of the CI for this purpose
is commonly reported in the literature [1, 13–15]. The CI provides magnetic
coupling between the parallel interleaved legs of the corresponding phases
and it offers high inductance to the circulating current component.
The magnetic structure of the CI is shown in Fig. E.5(a). It consists of
three magnetic limbs around which the coils are placed. All the coils are
wound in the same direction and the limbs are magnetically coupled to each
other using the top and the bottom yokes. The start terminal of the three
coils of the CI belonging to the phase x are connected to the corresponding
output terminals of the VSC legs, whereas the other terminals are connected
together to form the common point (x′), as shown in Fig. E.5(a), where the
subscript x represents one of the phase in three phase system x = {a, b, c}.
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Fig. E.5: (a) Magnetic structure of the coupled inductor that is used to suppress the circulating
current between the three parallel interleaved voltage source converters, (b) Photo of the realized
coupled inductor for one of the phase.
The resultant line current of a particular phase is the sum of all leg cur-
rents of that phase and it is given as
Ix =
3
∑
k=1
Ixk (E.2)
For the parallel interleaved VSCs, the leg current Ixk can be split into two
components:
1. Component contributing to the resultant line current Ixk ,l
2. The circulating current Ixk ,c
and it can be represented as
Ixk = Ixk ,l + Ixk ,c (E.3)
The circulating current components Ixk ,c do not contribute to the resultant
line current. Therefore, (H.9) can be re-written as
Ix =
3
∑
k=1
Ixk ,l (E.4)
Assuming an equal line current sharing between the parallel VSCs, the com-
mon component of the leg current is obtained as Ixk ,l = Ix/3. Considering
equal current sharing and neglecting the leakage ﬂux, the ﬂux that links with
kth coil can be given as
φxk (t) =
1
N
(2
3
∫
Vxko dt−
1
3
3
∑
j=1
j =k
∫
Vxjo dt
)
(E.5)
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Fig. E.6: Flux linkage in a fundamental frequency cycle when the phase-shifted carrier mod-
ulation is used to synthesize |Vs | = 3
√
3/8. The ﬂux linkage is normalized with respect to
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Fig. E.7: Arrangement of the carrier signals in the conventional phase disposition modulation
scheme [8].
where N is the number of turns in each of the coils. The maximum value of
the ﬂux that links with the coil is found to be
Nφak,max =
Vdc
9 fc
(E.6)
The ﬂux linking with the coil x1 of the CI under PS PWM is shown in
Fig. E.3(b). The CI is subjected to the switching frequency ﬂux excitation and
in order to prevent the oversizing (or to avoid the saturation) of the CI, the
operation of the CI under ﬂux balance condition, i.e. with zero dc voltage
component (which would be translated into zero dc ﬂux component) must
be ensured. The natural ﬂux balancing is obtained when PS PWM is used
to modulate the parallel VSCs [6]. The associated ﬂux linkage in half of the
fundamental cycle is shown in Fig. H.11, which demonstrates that the dc
ﬂux component is absent. However, this is not the case when PD PWM is
employed and the related issues are discussed in the following subsection.
2.2 Coupled Inductor Saturation Under PD PWM
The PD PWM of four-level converter is realized by arranging three carrier sig-
nals, which are in phase and level-shifted in order to occupy the linear mod-
ulation range, as shown in Fig. E.7. If the conventional PD PWM implemen-
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Fig. E.8: Flux linkage in a fundamental frequency cycle when the PD PWM with an even com-
mutation distribution proposed in [16] is used to synthesize |Vs | = 3
√
3/8. The ﬂux linkage is
normalized with respect to VdcTs.
tation is applied to parallel VSCs, each carrier would be responsible for the
switching of one of the leg (i.e. carrier that spans in band k would be respon-
sible for the commutation of the switches in leg k, shown in Fig. E.1). This
would introduce a dc ﬂux injection and would saturate the CI. The similar
problem has been observed in the Flying Capacitor (FC) multi-level converter,
where the conventional PD PWM implementation would lead to a capacitor
voltage unbalance. Several strategies have been proposed to ensure natural
voltage balancing of PD modulated FC multi-level converter [?, 16–18]. Even
though these schemes can ensure even commutation distribution between the
parallel VSCs, dc ﬂux injection still happens during the band transition, as
shown in Fig. E.8. Therefore, these schemes can not be readily applicable to
the parallel VSCs.
The enhanced modulator for the parallel interleaved 2L-VSCs is proposed
in [19]. It uses two sets of the evenly phase-shifted carrier signals that are dy-
namically allocated using multiplexer, which makes it difﬁcult to implement.
Moreover, this implementation is equivalent to the PD PWM, CI saturation
during the band transition could still happen. The PD carrier modulation
scheme for the two parallel VSCs is presented in [20]. It uses a state machine
to select the switching states. However, the complexity in this case increases
with the increase in the number of parallel VSCs. The strategy to avoid the
CI saturation during the transition from the positive value of the command
reference signal to the negative value of the command reference signal and
vice-versa has been proposed for the two parallel VSCs. However, it does
not ensure volt-sec balance to synthesize Vs during the band transition and
introduces a disturbance in the line-to-line voltage of the three-phase system,
which is highly undesirable.
A PWM scheme to ensure an even commutation distribution between the
parallel VSCs is presented in this paper. The strategy ensures ﬂux balancing
in the CI and the volt-sec balance to synthesize the reference voltage space
204
3. Modulation Algorithm
vector Vs , even during the band transition.
3 Modulation Algorithm
In the proposed implementation, a single carrier is used with the frequency
of fc = 3 × fsw, where fsw is the switching frequency of each of the VSCs.
The amplitude of the carrier signal is taken to be +Vdc/2 (which occupies
the region from 0 to +Vdc/2). The appropriate processing and the scaling of
the command reference signals (Va , Vb , V

c ) is ﬁrst performed to accommo-
date the modiﬁed reference signals in the carrier region spanning from 0 to
+Vdc/2. The modiﬁed reference signals can be achieved as
Vx =
3
2
mod
(
(Vx +
Vdc
2
),
Vdc
3
)
(E.7)
where mod is a function and it returns the remainder after a division. The
band in which the reference signal is located can be obtained using the ceiling
function as
Bx = V

x +
Vdc
2
Vdc
3
 (E.8)
In a given sampling interval, the resultant output voltage should switch be-
tween the level (Bx − 1) and level Bx.
3.1 Modulation Under Steady-state Conditions
The steady-state condition refers to the case when the band in which the ref-
erence signal is located is the same in the current (nth) sampling interval and
previous (n − 1)th sampling interval. The parallel VSCs are modulated to
achieve the (Bx − 1) and Bx voltage levels by taking into account the informa-
tion of the band in which the command reference signal is located.
3.1.1 Modulation in Band 1
The carrier comparison scheme and the associated switched output voltages
of all three parallel VSCs are shown in Fig. E.9. The VSCs are switched in
a round-robin manner. During each sampling interval, the VSCs are catego-
rized as:
1. Active VSC: which is being switched in a given sampling interval.
2. Passive VSCs: remaining two VSCs, which are latched to the previous
switching state.
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Fig. E.9: Phase disposition modulation using the carrier comparison and the associated switched
voltages waveforms when the command reference signal lies in Band 1.
For example, in the sampling interval ts1 , VSC3 is an active VSC and VSC1
and VSC2 are the passive VSCs. Similarly in the interval ts2 and ts3 , VSC1 is
an active VSC and VSC2 and VSC3 are termed as the passive VSCs. The state
of each of the VSCs remain active for two consecutive sampling intervals.
The transition from the active state to the passive state for each of the VSCs
happens at the top update, as shown in Fig. E.9. The modiﬁed reference Vx
is used for the carrier comparison of the active VSCs, whereas the zero value
is used for the passive VSCs.
The resultant switched output voltage Vx′o has a transition from voltage
level 0 to voltage level 1 and vice-versa during each switch transition, as
shown in Fig. E.9. Even commutation distribution is ensured with each of
the VSCs switching sequentially. Therefore, the dc ﬂux component in the
CI during the steady-state is avoided, which is evident from the ﬂux linkage
waveform of the coil x1 (λx1 ), shown in Fig. E.9.
3.1.2 Modulation in Band 2
The carrier comparison of the parallel VSCs in band 2 and the associated
switched output voltages are shown in Fig. E.10. Each of the VSCs remains
in an active state for only one sampling interval, followed by passive state
in next two consecutive sampling intervals. In a given sampling interval, the
modiﬁed reference Vx is used for the carrier comparison of the active VSCs,
whereas zero and +Vdc/2 are used for the carrier comparison of the passive
VSCs, as shown in Fig. E.10. For example, in the sampling interval ts1 , V

x
is used for the carrier comparison for VSC2 (active VSC), whereas zero and
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Fig. E.10: Carrier comparison and the associated switched voltages waveforms when the com-
mand reference signal is located in Band 2.
0
+Vdc2
Top update Bottom update
ts1 ts2 ts3 ts4 VSC1 VSC2 VSC3
Vx1o
Vx2o
Vx3o
Vx′o
dλx1
dt
Fig. E.11: Carrier comparison and the associated switched voltages waveforms when the com-
mand reference signal is located in band 3.
+Vdc/2 are used for the VSC1 and VSC3, respectively. During the top update,
the state of the passive VSC with the zero compare value is changed to active
state (and vice-versa), whereas the state of the passive VSC with the +Vdc/2
compare value is changed to the active state (and vice-versa) at the bottom
update.
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Switching sequence: 210− 310− 311− 321− 311− 310− 210
Fig. E.12: Resultant switched output voltages for |Vs | = 3
√
3/8 and ψs = 20◦ with the proposed
implementation.
3.1.3 Modulation in Band 3
The operation in band 3 is similar to the operation in band 1. The only differ-
ence is the values assigned to the passive VSCs for the carrier comparison is
+Vdc/2 (whereas it was zero in band 1) and the transition from active state
to passive state for each of the VSCs happens at the bottom update, as shown
in Fig. E.11.
The resultant switched output voltages of all the three phases when Vs =
3
√
3/8∠20◦ is synthesized using the proposed implementation is shown in
Fig. E.12. The switching sequences 210-310-311-321 are used, which are the
nearest three vectors, as shown in Fig. E.2. As a result, compared to PS
PWM, signiﬁcant improvement in the harmonic quality of the voltage wave-
forms can be achieved. However, dc ﬂux component is injected during the
band transition in the proposed implementation, as shown in Fig. E.13. The
case in which the command reference signal Vx has gone through a transi-
tion from the band 2 to the band 3 is illustrated. The dc voltage is injected
during the ﬁrst sampling interval following the band transition. This could
lead to the saturation or unnecessary oversizing of the CI. The ﬂux balancing
scheme to avoid this problem is discussed in the following subsection.
3.2 Flux Balancing During Band Transition
In every fundamental cycle, four band transition instances are encountered
(barring the operation with the low modulation index when the reference
signal only lies in the band 2):
1. Transition from band 1 to band 2 and vice-versa.
2. Transition from band 2 to band 3 and vice-versa.
The ﬂux balancing scheme is illustrated for the case in which the transition
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DC voltage injection
Fig. E.13: DC voltage injection during the transition from the band 2 to the band 3.
happens from band 2 to band 3. However, the same strategy can be applied to
the remaining cases as well. As shown in Fig. E.13, the dc voltage is injected
during the ﬁrst sampling interval, followed by the band transition. The ﬂux
balancing can be achieved by ensuring a zero dc voltage injection during that
sampling interval. In addition, the volt-sec balance to synthesize Vs should
also be maintained.
The switching sequences that should be used to synthesize Vs are differ-
ent for the sampling interval followed by the Top Update (TU) and the sam-
pling interval followed by the Bottom Update (BU), as shown in Fig. E.12.
Therefore the band transition strategy also takes into account the TU and BU.
For example, in order to synthesize |Vs | = 3
√
3/8 and ψs = 20◦, the voltage
level of the phase a should be 2 at the top update (to realize 210-310-311-321)
and it should be 3 at the bottom update (to realize 321-311-310-210) (refer Fig.
E.12 and Fig. E.13).
3.2.1 Band Transition at Bottom Update
The instant when the transition from the band 2 to the band 3 occurs for
the phase b is shown in Fig. E.14, where Vsn represents the sampled refer-
ence space vector just before the transition and Vsn+1 is the sampled reference
space vector for the next sampling interval, which occurs just after the tran-
sition (the reference space vectors are shown in Fig. E.2). The pivot vector
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label 2 label 1
label 3 label 2
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Va′o
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Switching sequences in nth sampling interval: 210-220-320-321
Switching sequences in n+ 1th sampling interval: 331-321-320-220
Fig. E.14: Flux balancing strategy for the band transition that occurs at the bottom update.
Table E.1: Transition from band 2 to band 3 at bottom update (BU): values used for the carrier
comparison in the n+1th sampling interval.
Leg
Leg b1 Leg b2 Leg b3
OFF ON OFF ON OFF
Values Vdc+V

b
3
Vdc+4Vb
6 V

b
Vdc+4Vb
6
Vdc+Vb
3
changes from 210/321 to 220/331 during band transition. So if the tran-
sition occurs at the bottom update, the switching sequence in the n + 1th
sampling interval (ﬁrst sampling interval after the transition) should be 331-
321-320-220.
The strategy for the band transition occurring at the bottom update is
shown in Fig. E.14. The dc ﬂux injection in the (n+ 1)th sampling interval is
avoided by introducing an extra commutation in two legs (leg b2 and leg b3 as
shown in Fig. E.14). The turn-off interval of all legs is ensured to be the same
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Table E.2: Transition from band 2 to band 3 at top update (TU): values used for the carrier
comparison in the n+1st sampling interval.
Leg
Leg b1 Leg b2 Leg b3
ON ON OFF ON OFF
Values Vdc+V

b
3 V

b
Vdc+4Vb
6
Vdc+4Vb
6
Vdc+Vb
3
and it is taken to be (Vdc2 − Vx )/6 fc. The values for the carrier comparison
and the switching logic are given in Table E.1. This ensures that the volt-sec
balance is maintained while synthesizing the reference space vector Vs .
All three legs are turned on at the start of the sampling interval for the du-
ration of Vb /(Vdc fc) to achieve the voltage level 3, whereas for the remaining
duration of (Vdc − 2Vb )/2Vb Vdc, the legs are sequentially turned off in or-
der to achieve the voltage level 2. The resultant switched output voltages of
the phase a and phase c are also shown in Fig. E.14, which demonstrates that
the nearest three vectors are used during the (n+ 1)th sampling interval. As
a result, a disturbance in the line-to-line voltage is avoided.
The ﬂux linkage associated with each of the coils of the phase b is also
shown in Fig. E.14. During the (n + 1)th sampling interval, positive dc
voltage of Vdc/3 appears for the interval (
Vdc
2 − Vx )/6 fc, which has been
balanced by the negative voltage of 2Vdc/3 with duration (
Vdc
2 − Vx )/3 fc.
As a result, the dc ﬂux injection in the (n+ 1)th sampling interval is assured
to be zero. From the (n+ 2)nd sampling interval onwards, all the VSCs op-
erate in steady-state in modulation band 3. The sequences in which VSC
legs are switched in band 3 ((n+ 2)nd sampling interval onwards) is decided
based on the information of the active and passive VSCs in the nth sampling
interval.
3.2.2 Band Transition at Top Update
In this case, all the VSC legs corresponding to phase b are switched to obtain
the voltage level 2 at the start of the (n+ 1)th sampling interval, whereas level
3 is obtained at the end, as shown in Fig. E.15. The values that are used for
the carrier comparison in order to achieve the desired switching sequences
are given in Table E.2. The ﬂux balancing is maintained and the nearest three
vectors are used to synthesize the reference space voltage vector.
3.3 Transition in Other Cases
The strategy that is used for the transition from band 2 to band 3 is also
applied to other cases as well. The values used for the carrier comparison in
(n + 1)th sampling interval in case of the transition from the band 3 to the
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Fig. E.15: Flux balancing strategy for the band transition occurring at the top update.
Table E.3: Transition from band 3 to band 2: values used for the carrier comparison in the n+1th
sampling interval.
Leg
Leg b1 Leg b2 Leg b3
OFF/ON ON OFF ON OFF
BU Vdc+2V

x
3
Vdc+2Vx
3
4Vx −Vdc
6
4Vx −Vdc
6 V

x
TU Vdc+2V

x
3
4Vx −Vdc
6
Vdc+2Vx
3 V

x
4Vx −Vdc
6
Table E.4: Transition from band 2 to band 1: values used for the carrier comparison in the n+1th
sampling interval.
Leg
Leg b1 Leg b2 Leg b3
OFF/ON ON OFF ON OFF
BU V

x
3
Vx
3
2Vx
3
2Vx
3 V

x
TU V

x
3
2Vx
3
Vx
3 V

x
2Vx
3
band 2, from the band 2 to the band 1, and from band 1 to the band 2 are
given in Table E.3, Table E.4, and Table E.5, respectively.
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Table E.5: Transition from band 2 to band 1: values used for the carrier comparison in the n+1th
sampling interval.
Leg
Leg b1 Leg b2 Leg b3
OFF/ON ON OFF ON OFF
BU Vdc+2V

x
6
Vdc+2Vx
6
Vdc+2Vx
3
Vdc+2Vx
3 V

x
TU Vdc+2V

x
6
Vdc+2Vx
3
Vdc+2Vx
6 V

x
Vdc+2Vx
3
4 Implementation of the Proposed Modulation
Fig. E.16 shows the ﬂow chart of the proposed modulation scheme. The
operation under the steady-state condition is described. Each of the VSC leg
is labeled using the variable VSCxkL , where subscript x represents one of the
phases (x = {a, b, c}) and subscript k represents VSC (k = {1, 2, 3}). The VSC
label VSCxkL takes any integer value from one to three. This label is used
to determine the sequence in which the VSC legs are switched. i.e. VSC
leg with label 1 (VSCxkL = 1) is termed as an active VSC and it is always
switched in a given sampling interval, whereas the VSC legs with label 2 and
label 3 are clamped to either positive dc bus or the negative dc bus. The VSC
leg is clamped to the positive dc bus by setting the value used for the carrier
comparison to the Vdc/2 (CMPRxk = Vdc/2), whereas zero value is used to
clamp the VSC leg to the negative dc bus (CMPRxk = 0). During the steady-
state operation, the active VSC, i.e. the VSC leg with the label equal to one
(VSCxkL = 1) is assigned V

x for the carrier comparison (CMPRxk = Vx ).
For example, during the steady-state operation in band 3, the label of each of
the VSC leg is incremented in the Interrupt Service Routine (ISR) occurring
at the top update, whereas labels are kept as it is during the ISR occurring at
the bottom update. This VSC label information is then used to determine the
values for the carrier comparison for the modulation of the corresponding
VSC legs, as shown in Fig. E.16.
The ﬂow chart, explaining the ﬂux balancing scheme during the band
transition is shown in Fig. E.17. Only the case in which the transition happens
from band 2 to band 3 is shown. However, the same procedure is followed
in other cases as well. The switching logic and the values for the carrier
comparison in the (n + 1)th sampling interval is determined based on the
following:
1. Whether the transition happens at the top update or at the bottom up-
date.
2. Label of each of the before the start of the nth sampling interval.
The carrier comparison logic, which is reversed for some of the VSCs during
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Fig. E.16: Flow chart of the proposed modulation scheme. The operation under steady-state is
described. Subscript k represents the voltage source converter number (k = {1, 2, 3}). Subscript
x represents the phases a, b, and c (x = {a, b, c}). The sequence in which the legs are switched
is represented by label VSCxkL , where VSCxkL is the label of the kth leg of the phase x. VSC leg
with label 1 (VSCxkL = 1) is switched, whereas VSC legs with label 2 and label 3 are clamped
to either positive dc bus or negative dc bus. CMPRxk represents the value that is used for the
carrier comparison for the kth leg of the phase x.
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Fig. E.17: Flow chart for the proposed ﬂux balancing scheme during the band transition. The
scheme for the transition from band 2 to band 3 is only discussed. Refer Fig. E.14 and Fig. E.15
for the graphical explanation.
the nth sampling interval, is restored back to the original during the (n+ 1)st
sampling interval. The label information of each of the VSCs is used to ensure
a proper transition from one band to the other, as shown in Fig. E.17 (refer
Fig. E.14 and Fig. E.15 for the graphical explanation).
5 Comparative Evaluation and Results
The proposed scheme implements PD PWM of the parallel VSCs. The use
of the PD PWM results in a superior harmonic performance compared to the
PS PWM. However, additional commutations are introduced in the proposed
implementation to ensure the ﬂux balancing during the band transition. As
a result, for the same carrier frequency, the switching losses in the proposed
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Fig. E.18: Total semiconductor losses in the case of the PS PWM and the proposed scheme
evaluated at the full load condition with the power factor of one. Switching frequency is 1.65
kHz in both cases. PcT , PsT , PcD , and PsD are the IGBT conduction losses, IGBT switching losses,
diode conduction losses, and diode switching losses, respectively.
implementation would be more compared to that in the case of the PS PWM.
Therefore, the harmonic performances of both the proposed scheme and PS
PWM are evaluated under a constant loss condition.
5.1 Simulation Results
Time domain simulations have been carried out uing PLECS to calculate the
semiconductor losses. A 3.45 MW, 690 V converter system with three parallel
VSCs is considered as an example system. The VSCs are assumed to be
operated to share the equal current. The 1700 V, 1000 A IGBT with anti-
parallel diode from Inﬁneon (FF1000R17IE4) is considered. The conduction
losses of the IGBT and the diodes, the turn-on and turn-off losses of the IGBTs
and the recovery losses of the diodes are calculated using the parameters
given in the datasheet. The dc-link voltage is set to be 1100 V. The effects of
the junction temperature on the losses is also considered, where the junction-
to-case thermal behavior of the IGBTs and the diodes is modeled using the
Foster network representation of the thermal equivalent circuit. The case
temperature is assumed to be constant at 60◦C.
The semiconductor losses are evaluated at full load conditions with a
displacement power factor of one. The carrier frequency is taken to be fc =
3× 1650 Hz for the proposed scheme. Three 120◦ phase-shifted carrier signals
with the carrier frequency of 1650 Hz are used for the PS PWM. The total
semiconductor losses (of all three VSCs) in both the cases are shown in Fig.
E.18. The conduction losses in both the cases are almost the same, whereas
the switching losses in the case of the proposed scheme is slightly higher
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Fig. E.19: Harmonic performance of the PS PWM and the proposed scheme, evaluated under
the constant loss condition for the full load unity power factor application.
than that of the PS PWM, as expected due to the additional commutations
during the band transition. The switching losses in the IGBTs are higher by
0.47 kW, whereas the switching losses in the diodes are higher by 0.25 kW.
In order to evaluate the harmonic performance under the constant loss
conditions, the carrier frequency in the case of the PS PWM is increased to
1700 Hz. The command reference signals for the phase voltages (Vx ) are
obtained by adding common mode offset in the sinusoidal phase voltages
(Va, Vb, and Vc) and it is given as
Vx = Vx − 0.5[max(Va,Vb,Vc) +min(Va,Vb,Vc)] (E.9)
The harmonic performances of both schemes are compared by evaluating the
Normalized Weighted Total Harmonic Distortion (NWTHD) of the line-to-
line voltage, which is deﬁned as
NWTHD =
M
Vf
√√√√1000∑
h=2
(Vh/h)2 (E.10)
where M is the modulation index and it is deﬁned as the ratio of the ampli-
tude of the reference phase voltage (Vx) to the half of the dc-link voltage. Vf
is the fundamental component of the line-to-line voltage, whereas Vh is the
magnitude of the hth harmonic component of the line-to-line voltage.
The NWTHD over the full modulation range is shown in Fig. E.19. As
the proposed scheme realizes the PD PWM, it demonstrates a better harmonic
performance over a wide modulation indices region (0.4 ≤ M ≤ 2/√3). For
the grid connected applications, where the converters typically operates with
a modulation index in vicinity to one, the use of the proposed scheme results
in the 44% reduction in the NWTHD compared to the PS PWM (at M = 1).
The PS PWM is marginally better than the proposed scheme at lower modu-
lation index due to the higher carrier frequency (constant loss condition).
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Table E.6: System parameters.
Parameters Values
Power 15 kW
No. of parallel VSCs Three (5 kW each)
DC link voltage 700 V
Line ﬁlter inductor L f 0.6 mH
Circulating current inductance Lc 30 mH
5.2 Hardware Results
To verify the proposed modulation scheme, a small scale prototype was de-
veloped. The speciﬁcations of this prototype are given in Table I.1. The
CI was build using the three-phase E-core, made from the amorphous alloy
2605SA1. The effective cross-section area of each of the limb is 5.78 × 10−4
m2 and number of turns in each of the coils are 78. The photograph of
the CI is shown in Fig. E.5(b). The proposed modulation scheme has been
implemented using the TMS320F28377D Micro-controller. The system was
connected to the resistive load of 11.5 Ω. The carrier frequency is taken to be
3× 1650 Hz.
The leg currents of phase a of all the VSCs along with the resultant cur-
rent of phase a for the modulation index of M = 1 are shown in Fig. E.20(a).
All three VSCs have equal current sharing. The resultant line currents of all
the phases are shown in Fig. E.20(b). The resultant currents are sinusoidal,
which show that the disturbance in the line-to-line voltage during the band
transition due to the extra commutations is avoided in the proposed modu-
lation scheme. The circulating current components of the phase a of all three
VSCs along with the resultant switched line-to-line voltage Va′b′ are shown in
Fig. E.21(a). These circulating current component is proportional to the ﬂux
in the CI and it is evident that the ﬂux balancing is achieved by the proposed
modulation scheme (as against the dc ﬂux injection shown in Fig. E.8 for the
PD PWM implementation). The switched line-to-line voltage has a transition
between the two nearest voltage levels during each commutation, as shown
in Fig. E.21(a). However, this is not the case when PS PWM is used, as
shown in Fig. E.21(b). As a result, substantial improvement in the harmonic
performance can be achieved by the proposed modulation scheme, which is
evident from the Fig. E.20(b) and Fig. E.22, where the resultant line currents
for both cases are shown for the comparison.
Several experimental results with the different values of the modulation
index for both cases are obtained. The total harmonic distortion of the resul-
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Ia1 (5 A/div.) Ia2 (5 A/div.)
Ia3 (5 A/div.) Ia (10 A/div.)
(a)
Ia (10 A/div.)Ib (10 A/div.) Ic (10 A/div.)
(b)
Fig. E.20: The experimental current waveforms for the proposed modulation scheme. The carrier
frequency is 3× 1650 Hz. (a) Ch1: VSC1 phase a current (Ia1 ), Ch2: VSC2 phase a current (Ia2 ),
Ch3: VSC3 phase a current (Ia3 ), Ch4: Resultant current of phase a (Ia), (b) Ch1: Resultant
current of phase a (Ia), Ch2: Resultant current of phase b (Ib), Ch3: Resultant current of phase c
(Ic).
tant line current is obtained as
ITHD =
1
Ix, f
√√√√1000∑
h=2
(Ix,h)2 (E.11)
The variation of the total harmonic distortion of the resultant line current
as a function of the modulation index is shown in Fig. F.18. The proposed
modulation scheme demonstrates superior harmonic performance over wide
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Ia2,c (2 A/div.)Ia1,c (2 A/div.) Ia3,c (2 A/div.)
Va′b′ (500 V/div.)
(a)
Ia2,c (2 A/div.)Ia1,c (2 A/div.) Ia3,c (2 A/div.)
Va′b′ (500 V/div.)
(b)
Fig. E.21: Circulating currents of phase a of all three VSCs and the resultant line-to-line voltage
Va′b′ . (a) Proposed modulation scheme with the carrier frequency of 3 × 1650 Hz, (b) Phase-
shifted PWM with three 120◦ phase-shifted carrier with the frequency of 1700 Hz.
modulation index range.
6 Conclusion
A modulation scheme using the single carrier to realize PD PWM for the three
parallel 2L-VSCs is presented. The proposed scheme can easily be imple-
mented using a DSP and the complexity is substantially reduced compared
to other implementations, which require several trapezoidal carriers. The op-
eration of the parallel VSCs with the coupled inductor is discussed and the
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Ia (10 A/div.)Ib (10 A/div.) Ic (10 A/div.)
Fig. E.22: Resultant line currents for the phase-shifted PWM with three 120◦ phase-shifted carrier
with the frequency of 1700 Hz.
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Fig. E.23: Measured total harmonic distortion of the resultant line current as a function of the
modulation index.
dc ﬂux injection issue in the case of the PD PWM is investigated. Flux bal-
ancing during the transition from one band to the other is ensured. The band
transition scheme also ensures the volt-sec balance to synthesize the reference
space voltage vector even during a band transition. As a result, any distur-
bance in the line-to-line voltage is avoided. The harmonic performance of the
proposed scheme is compared with the PS PWM by evaluating the NWTHD
under constant loss condition. The carrier frequency in the proposed scheme
is reduced to account for the effect of the additional commutations intro-
duced during the band transition. As a result, the harmonic performance of
the proposed implementation is slightly inferior compared to the PS PWM
for the low modulation indices (M < 0.4), whereas it is harmonically supe-
rior in the remaining modulation range. For the grid connected applications,
where the converter operates with the modulation index in the vicinity to
one, the proposed implementation results in 44% reduction in the NWTHD.
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1. Introduction
Abstract
The interleaving of the carrier signals of the parallel Voltage Source Converters
(VSCs) can reduce the harmonic content in the resultant switched output voltages.
As a result, the size of the line ﬁlter inductor can be reduced. However, in addition
to the line ﬁlter, an inductive ﬁlter is often required to suppress the circulating cur-
rent. The size of the system can be reduced by integrating these two inductors in a
single magnetic component. A integrated inductor, which combines the functionality
of both the line ﬁlter inductor and the circulating current ﬁlter inductor is presented.
The PulseWidth Modulation (PWM) schemes to reduce the ﬂux in some parts of the
integrated inductor are also analyzed. The ﬂux reduction achieved by using these
schemes is demonstrated by comparing these schemes with the conventional space
vector modulation and the 60◦ clamped discontinuous PWM scheme. The impact of
these PWM schemes on the harmonic performance is also discussed. Simulation and
experimental results are presented to validate the analysis.
1 Introduction
Voltage Source Converters (VSCs) are often connected in parallel in many
high power applications. The harmonic quality of the resultant voltage wave-
forms in such systems can be improved by interleaving the carrier signals of
the parallel connected VSCs [1–3]. This leads to size reduction of the line ﬁlter
inductor through the improvement in the output voltage quality. However,
when VSCs are connected in parallel, the circulating current ﬂows through
the closed path due to the control asymmetry and the impedance mismatch.
When the carriers are interleaved, the pole voltages (switched output volt-
age of the VSC leg, measured with respect to the dc-linl mid-point O ) of
the interleaved parallel legs are phase shifted. This instantaneous poten-
tial difference further increases the circulating current, which would result
in increased losses and unnecessary over-sizing of the components present
in the circulating current path. Therefore, the circulating current should be
suppressed to realize the full potential of the interleaved carriers in parallel
connected VSCs.
The formation of the circulating current path can be avoided by using
the line frequency isolation transformer [4]. However, it increases the overall
size of the system and should be avoided. The use of the Common-Mode
(CM) inductor in series with the line ﬁlter inductor for each of the VSCs is
proposed in [2], as shown in Fig. F.1. Another approach proposes the use of
the Coupled Inductor (CI) to suppress the circulating current by providing
magnetic coupling between the parallel interleaved legs of the corresponding
phases [1, 5] is also shown in Fig. F.1. A Pulse Width Modulation (PWM)
scheme to reduce the peak value of the ﬂux density in the CI is presented
227
Paper F.
Vdc
2
Vdc
2
IA1
IB1
IC1
IA2
IB2
IC2
Filter
A1
B1
C1
A2
B2
C2
IA
IB
IC
Load
Load
Load
N
Line
ﬁlter
Coupled
inductor
X
IX1
IX2
IX
IX,c
IBn
IAn
ICn
Line
ﬁlter
Common-mode
inductor
A
B
C
An
Bn
Cn
X1
X2
A
B
C
O
Fig. F.1: Two parallel interleaved VSCs with a common dc-link. The ﬁlter arrangement for circu-
lating current suppression using the CI and the CM inductor is depicted, where X = {A, B,C}
and n = {1, 2}.
in [6], where the common mode signal, which is added to the reference volt-
age waveforms, has been optimized. Ewanchuk et al. [7] proposed the inte-
gration of three different CIs into one three-limb core. However, in order to
suppress the circulating current using the three-limb core, the CM voltage
difference between the two parallel VSCs should be made zero. This was
achieved by employing a modiﬁed Discontinuous PulseWidth Modulation
(DPWM) scheme, which has more number of commutations than the con-
ventional (both the continuous and the discontinuous) modulation schemes.
Therefore, this scheme may not be feasible for medium/high power applica-
tions.
In all of the above discussed approaches, two distinct magnetic compo-
nents are involved:
1. Line ﬁlter inductor (commonly referred as a boost inductor) for improv-
ing the line current quality.
2. Additional inductive components (CI / CM inductor) for suppressing
the circulating current.
The improvement in the power density can be achieved by integrating both
of these inductors in a single magnetic structure.
This paper presents an integrated three-phase inductor for the parallel
interleaved VSCs, which integrates three CIs and a three phase line ﬁlter
inductor in a single magnetic structure. The analysis of the integrated three-
phase inductor is given in Section II. Optimized PWM schemes to reduce the
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ﬂux in some parts of the proposed inductor are discussed in Section III and
their impact on the line current quality is evaluated in Section IV. A design
example of an integrated inductor is presented in Section V. Finally, Section
VI summarizes simulations and experimental results.
2 Integrated Inductor
The magnetic structure of the proposed integrated inductor, which combines
the functionality of three separate CIs and the three-phase line ﬁlter inductor,
is shown in Fig. H.2(a). The core is composed of three inner legs (referred
as a phase leg), two outer common legs and two bridge legs which facilitate
the magnetic coupling between the phases. The coils of a particular phase
of both of the parallel VSCs are wound on the same phase leg with opposite
winding directions. A high permeability material is used for the phase legs
and the common legs, whereas the bridge legs are realized using laminated
iron core. Necessary air gaps have been inserted in between the bridge leg
and the phase legs.
2.1 Simpliﬁed Reluctance Model
A simpliﬁed reluctance model of the integrated inductor is shown in Fig.
F.2(b). The reluctance of half of the phase leg is taken to be 	L and the
reluctance of each of the air gap is termed as 2	g. The equivalent reluc-
tance of each bridge leg is the addition of the reluctance of the air gap
Coil A1
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Coil C1
Coil C2
Leg BLeg A
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leg
Bridge
leg
Air gap
Coil B2
Coil B1 Leg C
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2 φC
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φCM
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Fig. F.2: Magnetic structure of the proposed integrated three-phase inductor. (a) Physical ar-
rangement, (b) Simpliﬁed reluctance model of the proposed integrated three-phase inductor.
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(	g = 2	g ‖ 2	g) and the reluctance of the laminated iron core of that bridge.
However, the reluctance of the laminated steel core is very small compared
to the equivalent reluctance of the air gap 	g. Therefore, the reluctance of
each bridge leg is approximated as 	g, as shown in Fig. F.2(b). In addition,
the magnetic asymmetry introduced by the yokes of the high permeability
magnetic material is also neglected.
The coils are represented by the equivalent Magneto-Motive Forces (MMFs)
in the simpliﬁed reluctance model. The MMF of each coil is proportional to
the current ﬂowing through that coil. Therefore, the involved current quan-
tities are ﬁrst deﬁned and then the reluctance network is solved in order to
obtain the ﬂux linkage associated with each of the coils.
In parallel interleaved VSCs, the current ﬂowing through the coil has a
circulating current component (Ix,c) and a line current component Ix,l . As-
suming ideal VSCs and neglecting the effect of the hardware/control asym-
metries, the line current component of each of the VSCs are considered to be
equal and it is given as
Ix,l =
Ix
2
(F.1)
where x = {A, B,C} and Ix is the resultant line current. Therefore, the coil
currents can be expressed as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (F.2)
where Ix,c is the circulating current. Using (F.2), the circulating current is
obtained as
Ix,c =
Ix1 − Ix2
2
(F.3)
The CM current is deﬁned as
ICM,n =
IAn + IBn + ICn
3
(F.4)
where n={1,2}. Using (F.3) and (F.4), the CM circulating current ICM,c is given
by
ICM,c =
ICM,1 − ICM,2
2
=
IA,c + IB,c + IC,c
3
(F.5)
By solving the simpliﬁed reluctance network, the ﬂux in the phase legs are
φx1 ≈ 12(	L + 2	g)NIx +
1
	NIx,c −
3
4	NICM,c
φx2 ≈ 12(	L + 2	g)NIx −
1
	NIx,c +
3
4	NICM,c
(F.6)
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The CM ﬂux component is given as
φCM ≈ 34	L NICM,c (F.7)
and the ﬂux in the common leg is half of the CM ﬂux φCM/2. The ﬂux in the
air gaps is given as
φx ≈ − 1	L + 2	g NIx (F.8)
2.2 Line Filter Inductance L f
Using (F.6), the voltage across the coil x1 can be obtained as
∫
Vx1x dt =
N2
2(	L + 2	g) Ix +
N2
	 Ix,c −
3N2
4	 ICM,c (F.9)
Similarly, the voltage across across the coil x2 is given as
∫
Vx2x dt =
N2
2(	L + 2	g) Ix −
N2
	 Ix,c +
3N2
4	 ICM,c (F.10)
Averaging the voltages across the coils of the respective phases
Vavg = Lf
d
dt
I + Vg (F.11)
where
Vavg =
[
VA1O+VA2O
2
VB1O+VB2O
2
VC1O+VC2O
2
]T
(F.12)
Vg =
[
VAg VBg VCg
]T
, I =
[
IA IB IC
]T (F.13)
Lf =
N2
6(	L + 2	g)
⎡
⎣ 2 −1 −1−1 2 −1
−1 −1 2
⎤
⎦ (F.14)
Differential equation (H.19) describes the dynamics of the resultant line cur-
rent. For a three-phase balance system
IA + IB + IC = 0 (F.15)
Using (H.19) and (F.15), the average value of the ﬂux linkage of the respective
phase is given as
∫ (Vx1O +Vx2O
2
)
dt =
N2
2(	L + 2	g) Ix +Vxg (F.16)
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Fig. F.3: Parallel interleaved VSCs with the proposed integrated inductor.
and the inductance offered to the line current is given as
L f ≈ N
2
2(	L + 2	g) ≈
N2
4	g (F.17)
Let, the length of each of the air gap be lg and the effective cross-sectional
area of the gap is Ag. Then (K.34) can be rewritten as
L f ≈
μ0N2Ag
2lg
(F.18)
2.3 Circulating Current Filter Inductance Lc
The circulating current is proportional to the time integral of the difference of
the pole voltages of the parallel legs. For the proposed integrated inductor,
the differential equations that describe the behavior of the circulating current
is obtained from (F.9) and (F.10) and it is given as
ΔV = Lc
d
dt
Ic (F.19)
where ΔV =
[
ΔVA ΔVB ΔVC
]T (F.20)
Ic =
[
IA,c IB,c IC,c
]T (F.21)
Lc =
N2
2	L
⎡
⎣ 3 −1 −1−1 3 −1
−1 −1 3
⎤
⎦ (F.22)
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where ΔVx = Vx1O −Vx2O and x = {A, B,C}. As given in (H.21), the value of
the Lc is independent of the air gap geometry and depends only on the val-
ues of the reluctance of the phase legs and the common legs. The circulating
current can effectively be suppressed by reducing the reluctance of the phase
legs and the common legs.
Using (H.19) and (H.21), electrical equivalent circuit of the parallel inter-
leaved VSCs with the proposed integrated inductor is derived, as shown in
Fig. F.3.
2.4 Flux Linkage in the Common Legs
The common legs in the proposed integrated inductor are required to provide
the return path for the common ﬂux components of the circulating ﬂux of all
three phases. The size of the proposed integrated inductor can be further
reduced by reducing the peak value of the ﬂux in the common legs. The
ﬂux in the common leg depends on the reluctance of the common leg, the
number of turns, and the CM circulating current ICM,c, as shown in (F.7). The
CM circulating current ICM,c is proportional to the time integral of the CM
voltage difference of the parallel VSCs.
In order to present a general analysis (independent of the number of turns
N), the CM ﬂux linkage is analyzed. Using (F.6) and (F.7), the CM ﬂux linkage
is derived, and it is given as
λCM(t) =
3
2
∫
ΔVCM dt (F.23)
where ΔVCM is the CM voltage difference of both the VSCs (VCM,1 −VCM,2).
Therefore, the ﬂux density in the common leg can be reduced by decreasing
the
∫
ΔVCMdt.
3 PWM Schemes
The size reduction of the proposed integrated inductor can be achieved by
reducing the peak value of the λCM. PWM schemes to reduce the peak value
of the λCM are discussed in this Section. The improvement achieved by using
these schemes is demonstrated by comparing the peak value of the λCM of
these schemes with that of the center aligned Space Vector Modulation (SVM)
and the 60◦ clamped discontinuous modulation (DPWM1) [8]. The analysis
is carried for the interleaving angle of 180◦, as it results in optimal harmonic
performance at high modulation indices.
233
Paper F.
3.1 Conventional PWM Schemes
In a conventional SVM, VSC cycles through four switch states in each switch-
ing cycle. Based on the position of the reference space vector (
−→
V re f ), two ad-
jacent active voltage vectors and both of the zero voltage vectors (
−→
V 0,
−→
V 7)
are applied to synthesize
−→
V re f . Out of the two zero voltage vectors, one is
redundant and can be omitted. As a result, several DPWM schemes have
emerged. In both the SVM and the DPWM, at least one zero voltage vector
is used in each switching cycle. The use of the zero vector would lead to the
maximum value of the CM voltage of ±Vdc/2. For the parallel interleaved
VSCs with an interleaving angle of 180◦, the use of the SVM would result in
maximum value of the ΔVCM to be ±Vdc, whereas for DPWM schemes, this
value is ±2Vdc/3 [9]. From (F.23), it is evident that the ﬂux in the common
leg can be reduced by reducing the time integral of the ΔVCM. This can be
achieved by avoiding the use of zero voltage vectors.
3.2 Reduced CM Voltage PWM Schemes
Several PWM schemes, which do not use zero vectors to synthesize the
−→
V re f ,
are reported in the literature [10]. Out of these reported schemes, the most
suitable schemes for parallel interleaved VSCs with the proposed integrated
inductor are identiﬁed and their effect on the λCM is discussed.
An Active Zero State PWM (AZSPWM) scheme uses two adjacent active
voltage vectors and two near opposing active vectors [11–14]. The active
voltage vectors that are 120◦ apart are used in a Remote State PWM (RSPWM)
scheme [15]. However, the number of commutations in a switching cycle is
increased compared to that of the SVM and may not be feasible in high power
applications due to the high switching losses. A Near State PWM (NSPWM)
employs three nearest active voltage vectors to synthesize the
−→
V re f [16, 17].
Out of these PWM schemes, the AZSPWM and the NSPWM are adopted to
modulate the parallel interleaved VSCs because of their superior harmonic
performance, as discussed in Section IV.
3.2.1 Near State PWM
The NSPWM scheme employs three nearest active voltage vectors to syn-
thesize the reference voltage vector
−→
V re f . Fig. F.4(a), shows the switching
sequences used in the different sectors of the space vector diagram, where the
number represents the sequence in which the corresponding voltage vectors
are applied. Depending on the switching sequences involved, the space vec-
tor diagram is divided into six regions. The switching sequence 612 is used
in both sub-sector 1 (0◦ ≤ ψ < 30◦) and sub-sector 12 (330◦ ≤ ψ < 360◦) and
these two sub-sector together constitute region 1.
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Fig. F.4: NSPWM. (a) Switching sequences involved in the near state PWM. Numbers repre-
sents the switching sequence, (b) Formation of a reference space vector Vre f by the geometrical
summation of the three nearest voltage vectors in the region 1.
The geometrical formation of the
−→
V re f in region 1 is depicted in Fig.
F.4(b). The active voltage vectors
−→
V1 ,
−→
V2 , and
−→
V6 are used and their respec-
tive dwell times are given as
T1 = (
√
3Vα,rVdc +
Vβ,r
Vdc
− 1)Ts (F.24a)
T2 = (1− 2√3
Vα,r
Vdc
)Ts (F.24b)
T6 = (1− 1√3
Vα,r
Vdc
− Vβ,rVdc )Ts (F.24c)
where Vα,r and Vβ,r are the α and β components at the start of the region. For
the region 1, these components are given as
Vα,r1 =
√
3
2
Vα − 12Vβ , Vβ,r1 =
1
2
Vα +
√
3
2
Vβ (F.25)
Let the modulation index M be the ratio of the amplitude of the reference
phase voltage to the half of the dc-link voltage. In NSPWM, the value of
M should not fall below 0.769 in order to ensure positive dwell times of
the active voltage vectors. Therefore, the modulation index M should be
restricted within a range of 0.769 to 1.154, which is sufﬁcient for most grid-
connected applications in a normal operating mode. However, the VSC is
required to operate in a low modulation index region during the low voltage
ride through and AZSPWM is used in this region.
3.2.2 AZSPWM Scheme
The adjacent active voltage vectors and the two near opposing active voltage
vectors are used to formulate the reference voltage vector
−→
V re f [11–13]. The
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Fig. F.5: Switching sequences involved in the active zero state PWM.
switching sequences involved in the AZSPWM are shown in Fig. F.5. The
discussion is only restricted to sector 1 (0◦ ≤ ψ < 60◦) due to the symmetry.
The active voltage vectors
−→
V1 ,
−→
V2 ,
−→
V3 , and
−→
V6 are used in sector 1, and their
respective dwell times are given as
T1 = 2√3
|−−→Vre f |
Vdc
Ts sin(60◦ − ψ) (F.26a)
T2 = 2√3
|−−→Vre f |
Vdc
Ts sin(ψ) (F.26b)
T3 = T6 = (Ts − T1 − T2)/2 (F.26c)
The dwell time of the adjacent active vectors (T1, T2) is the same as that of
the conventional SVM. However, instead of using the zero vectors, two near
opposing active voltage vectors (
−→
V3 ,
−→
V6 ) are used. As a result, the linear
operation over the entire modulation range (0 ≤ M < 2/√3) is achieved.
3.3 Flux Linkage
3.3.1 NSPWM
The CM voltage of the individual VSC (VCM,1 and VCM,2) and their difference
ΔVCM are shown in Fig. F.6. Due to the use of only active vectors, the
maximum CM voltage of the individual VSCs is limited to ±Vdc/6. The
application of voltage vectors
−→
V1 and
−→
V2 results in the equal and opposite
polarity CM voltages. Due to the opposite polarity of the individual CM
voltages, the simultaneous application of
−→
V1 in VSC1 and
−→
V2 in VSC2 and
vice-versa in sub sector 1 forces the difference in CM voltages ΔVCM to take
the value of ±Vdc/3. Therefore, for a given dc-link voltage, the peak value
of the ﬂux linkage in a switching cycle (λCM,p) depends on the overlap time
of the voltage vectors
−→
V1 and
−→
V2 , as shown in Fig. F.6. Similarly, when the−→
V re f is in sub sector 12, the overlap time of the voltage vectors
−→
V1 and
−→
V6
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T6 T1 T2 T2 T1 T6
T2 T1 T6 T6 T1 T2
VCM,1
VCM,2
ΔVCM
+Vdc3
-Vdc3
Overlap
VSC2 switching sequences
VSC1 switching sequences
λCM,p
λCM
− Vdc6
Fig. F.6: Switching sequences and CM voltages of both the VSCs with an interleaving angle of
180◦in sub-sector 1 (30◦ ≤ ψ < 60◦) for the NSPWM.
Table F.1: Maximum value of the peak CM ﬂux linkage
PWM Max of the peak CM ﬂux linkage (λCM,pmax)
NSPWM
λCM,pmax =
VdcTs
16
(
3M sin
[
arccos
( 1√
3M
)]− 1
)
for (0.769 ≤ M≤ 2√
3
)
AZSPWM
λCM,pmax =
VdcTs
12
(
1− 34M
)
for
(
0 ≤ M≤ 8
3+4
√
3
)
λCM,pmax =
VdcTs
12
(√
3M−1
)
for
(
8
3+4
√
3
≤ M≤ 2√
3
)
decides the value of the λCM,p.
The value of the λCM,p changes with every update of the reference voltage
vector
−→
V re f (varies with the space vector angle ψ, and therefore has different
values in each switching cycle). The maximum value out of the λCM,p values
over a 60◦ region of the space diagram is denoted as λCM,pmax and it is given
in Table F.1.
3.3.2 AZSPWM
The variation of the λCM,pmax over a 60◦ region of the space diagram for the
AZSPWM is also given in Table F.1.
The variation in the λCM,pmax with respect to the modulation index M
for both the NSPWM and the AZSPWM is plotted in Fig. F.7 and compared
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Fig. F.7: The variation of the maximum value of the ﬂux linkage in the common leg as a function
of the modulation index. The λCM,pmax is normalized with respect to the VdcTs. For the NSPWM,
the λCM,pmax is plotted only for the linear modulation range of 0.769  M  1.154.
Table F.2: Maximum value of the CM ﬂux linkage over the entire linear modulation range
PWM Maximum ﬂux-linkage (normalized) Reduction
SVM 0.37 (M = 0) 100%
DPWM1 0.25 (M = 2/3) 67%
NSPWM 0.12 (M = 2√
3
) 32%
AZSPWM 0.082 (M = 0, M = 2√
3
) 22%
with that of the SVM and the 60◦ clamped DPWM (commonly referred as a
DPWM1) schemes. The equations for λCM,pmax as a function of modulation
index M for the SVM and the DPWM1 are derived in [9] and the variation of
the λCM,pmax is plotted in Fig. F.7 for the sake of comparison. The maximum
values of the CM ﬂux linkage for the entire linear modulation range for each
of the PWM schemes are shown in Table F.2. The CM ﬂux linkage values
are normalized with respect to the VdcTs. Considering the maximum value
of the CM ﬂux linkage of the SVM as a base value, the reduction achieved
by other PWM schemes is given in Table F.2. A considerable reduction in the
maximum CM ﬂux-linkage is achieved using the AZSPWM (78% reduction
compared to SVM and 66% reduction compared to the DPWM1). The use of
the NSPWM also results in substantial reduction in the maximum value of
the CM ﬂux-linkage.
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Table F.3: The polarity of the carrier signals of each of the phases of the individual VSCs in
sector 1 (0◦ ≤ ψ < 60◦) for the SVM and the AZSPWM and in region 1 for the DPWM1 and the
NSPWM
Carrier SVM / DPWM1 AZSPWM NSPWM
Phase VSC1 VSC2 VSC1 VSC2 VSC1 VSC2
A +ve −ve −ve +ve +ve −ve
B +ve −ve +ve −ve +ve −ve
C +ve −ve −ve +ve −ve +ve
4 Assessment of the Line Current Quality
The impact of the switching sequences of the NSPWM and the AZSPWM on
the line current quality is analyzed in this section.
4.1 Pulse Patterns
The use of NSPWM and AZSPWM is limited in a single VSC system as the
line-to-line voltage pulses exhibits bipolar pattern and results in more ripple
in the line current [17]. However, in the case of the parallel interleaved VSCs,
the pulse pattern of the resultant line-to-line voltage can be signiﬁcantly im-
proved by using an interleaving angle of 180◦, as explained in this subsection.
The scalar implementation of the AZSPWM requires two opposite po-
larity carrier signals. The modulation waveforms are the same as that of the
SVM and the carrier waveforms are selected based on the reference space
vector angles [18]. For the parallel interleaved VSCs, the selection of the car-
rier signals to modulate each of the phases in sector 1 (0◦ ≤ ψ < 60◦) for
the SVM and the AZSPWM scheme are shown in Table F.3. The use of the
same modulation signal and the same carrier signals for phase B in both the
PWM schemes yields the same pole voltages of phase B. However, the carrier
signals of phase A and phase C in AZSPWM have opposite polarity than the
SVM. As a result, the pole voltages of phase A and phase C of the individ-
ual VSCs are different in the SVM and the AZSPWM. For the parallel VSCs,
the resultant pole voltage is an average of the pole voltages of the individual
VSCs. The pole voltages of the individual VSCs and the resultant pole volt-
age for phase A for the SVM and the AZSPWM are shown in Fig. F.8 and
it is evident that the resultant pole voltages are the same in both the cases.
Therefore, for the parallel interleaved VSCs with an interleaving angle 180◦,
the resultant pole voltages of all the phases are the same for both the SVM
and the AZSPWM. As a result, the harmonic performance of the parallel in-
terleaved VSCs modulated using the AZSPWM is also the same as that of the
SVM.
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Fig. F.8: Pole voltages of phase A of individual VSCs and their average with M = 1 and ψ = 20◦.
(a) SVM, (b) AZSPWM.
Similarly, the NSPWM scheme can be realized by using the modulation
waveforms of the DPWM1 and by using two carrier signals with opposite po-
larities [18]. For an interleaving angle of 180◦, the polarity of the carrier sig-
nals of each of the phases of the individual VSCs in region 1 (330◦ ≤ ψ < 360◦
and 0◦ ≤ ψ < 30◦) for the NSPWM and the DPWM1 schemes are given in
Table F.3. Due to the use of the same modulation waveform and the same
carrier signals in region 1, the pole voltages of phase A and phase B are the
same for both the PWM schemes. In NSPWM, phase C is modulated using
the opposite polarity carrier than that of the DPWM1 and therefore the pole
voltages of phase C of the individual VSCs are different in both the schemes.
However, the average of the pole voltages of phase C is the same for both
of the PWM schemes. As a result, the harmonic performance of the parallel
interleaved VSCs, modulated using the NSPWM, is also the same as that of
the DPWM1.
4.2 Harmonic Performance
As a result of the modulation, the pole voltages have undesirable harmonic
components in addition to the required fundamental component. These har-
monic components can be represented as the summation series of sinusoids,
characterized by the carrier index variable m and the baseband index variable
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n [8] and it is given as
f (t) =
A00
2
+
∞
∑
n=1
[A0n cos(n[ω0t+ θ0]) + B0n sin(n[ω0t+ θ0])]
+
∞
∑
m=1
[Am0 cos(m[ωct+ θc]) + Bm0 sin(m[ωct+ θc])]
+
∞
∑
m=1
∞
∑
n=−∞
n =0
[Amn cos(m[ωct+ θc] + n[ω0t+ θ0])
+ Bmn sin(m[ωct+ θc] + n[ω0t+ θ0])]
(F.27)
The hth harmonic component is deﬁned in terms of m and n, and it is given
as
h = m
(ωc
ω0
)
+ n (F.28)
where ω0 is the fundamental frequency and ωc is the carrier frequency.
The harmonic coefﬁcients Amn and Bmn in (F.27) are evaluated for each
60◦ sextant using the double Fourier integral and they are given as
AmnAZS =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
6
cos(m
π
2
) sin(n
π
2
)[1− cos(2nπ
3
)]
× {Jn(q3π4 M) + 2 cos(
nπ
6
)Jn(q
√
3π
4
M)}
+
∞
∑
k=1
k =−n
1
n+ k
cos(m
π
2
) sin(k
π
2
) cos
(
[n+ k]
π
2
)
sin
(
[n+ k]
π
6
)
×
{
Jk(q
3π
4
M)
[
1− cos([n+ 3k]π
3
)
]}
+ 2
[
cos
(
[2n+ 3k]
π
6
)
− cos
(
[n− 3k]π
6
)
cos(n
π
6
)
]{
Jk(q
√
3π
4
M)
}
+
∞
∑
k=1
k =n
1
n− k cos(m
π
2
) sin(k
π
2
) cos
(
[n− k]π
2
)
sin
(
[n− k]π
6
)
×
{
Jk(q
3π
4
M)
[
1− cos([n− 3k]π
3
)
]}
+ 2
[
cos
(
[2n− 3k]π
6
)
− cos
(
[n+ 3k]
π
6
)
cos(n
π
6
)
]{
Jk(q
√
3π
4
M)
}
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(F.29)
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Fig. F.9: Theoretical harmonic spectra of the line-to-line output voltage of the parallel interleaved
VSCs with interleaving angle of 180◦, modulated using AZSPWM with modulation index of
M = 1 and the carrier ratio (ωc/ω0)=51.
BmnAZS =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
6
cos(m
π
2
) sin(n
π
2
) sin(2n
pi
3
)
× {Jn(q3π4 M) + 2 cos(
nπ
6
)Jn(q
√
3π
4
M)}
+
∞
∑
k=1
k =−n
1
n+ k
cos(m
π
2
) sin(k
π
2
) cos
(
[n+ k]
π
2
)
sin
(
[n+ k]
π
6
)
×
{
Jk(q
3π
4
M) sin
(
[n+ 3k]
π
3
)
− 2 cos(nπ
6
) sin
(
[n− 3k]π
6
){
Jk(q
√
3π
4
M)
}
+
∞
∑
k=1
k =n
1
n− k cos(m
π
2
) sin(k
π
2
) cos
(
[n− k]π
2
)
sin
(
[n− k]π
6
)
×
{
Jk(q
3π
4
M) sin
(
[n− 3k]π
3
)
− 2 cos(nπ
6
) sin
(
[n+ 3k]
π
6
){
Jk(q
√
3π
4
M)
}
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(F.30)
where Vdc is the dc-link voltage, M is the modulation index, and q = m +
n(ω0/ωc). The harmonic coefﬁcients for this case are given in (F.29) and
(F.30). The expressions contain Jy(z), which represents the Bessel functions
of the ﬁrst kind of the order y and argument z. The double summation term
in (F.27) is the ensemble of all possible frequencies, formed by taking the sum
and the difference between the carrier harmonics, the fundamental waveform
and its associated baseband harmonics.
The theoretical closed form harmonic solution of the line-to-line voltage
for the AZSPWM is obtained by using (F.29) and (F.30) and the harmonic
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Fig. F.10: Theoretical harmonic spectra of the line-to-line output voltage of the parallel inter-
leaved VSCs with interleaving angle of 180◦, modulated using NSPWM with modulation index
of M = 1 and the carrier ratio (ωc/ω0)=51.
spectrum is shown in Fig. F.9. The magnitude of the odd multiple of the car-
rier harmonics and the associated sideband harmonic components are very
small. The major harmonic components appear at the even multiple of the
carrier harmonics and its odd sideband harmonics.
The harmonic coefﬁcients of NSPWM are also evaluated in a similar man-
ner and the theoretical harmonic spectrum for M = 1 is shown in Fig. F.10.
In contrast to the AZSPWM, the magnitude of the even multiple of the carrier
harmonic components and its sidebands is reduced considerably. However,
the roll-off in magnitude of the sideband harmonic components is slower than
for the AZSPWM. The harmonic performance of both of the PWM schemes is
compared by evaluating the Normalized Weighted Total Harmonic Distortion
(NWTHD), which is deﬁned as
NWTHD =
M
√
∞
∑
h=2
(Vh/h)2
Vf
(F.31)
where Vf is the fundamental component and Vh is the magnitude of the hth
harmonic component.
The NWTHD for all of the PWM schemes are shown in Fig. F.11. The
resultant pole voltages of the two parallel interleaved VSCs with an inter-
leaving angle of 180◦ are the same in SVM and in AZSPWM. Therefore, the
NWTHD of SVM is the same as that of the AZSPWM. Similarly, the NWTHD
in the case of the NSPWM in the linear modulation range (0.769 ≤ M <
2/
√
3) is the same as the DPWM1. Although NSPWM is a discontinuous
PWM scheme, it demonstrates better harmonic performance compared to
the AZSPWM. Therefore, the use of the NSPWM results in a improved har-
monic performance and reduced switching losses. In order to operate the
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Fig. F.11: Theoretical variation of the NWTHD with a modulation index M of the parallel inter-
leaved VSCs with an interleaving angle of 180◦.
VSCs in the full modulation range, AZSPWM in the low modulation index
range (0 ≤ M < 0.769) and NSPWM in the high modulation index range
(0.769 ≤ M < 2/√3) can be used.
5 Design of Integrated Inductor
Design steps are illustrated by deriving design equations of an integrated
inductor for an active three-phase rectiﬁer.
5.1 Design Procedure
Design steps of an integrated inductor for an active three-phase rectiﬁer are
illustrated. The ﬂux in the integrated inductor is highly inﬂuenced by the
PWM scheme used. For the active rectiﬁer applications, the modulation index
varies in close vicinity to one. Therefore, the use of the NSPWM is considered
due to its superior harmonic performance and lower switching losses. The
relevant design equations are derived hereafter.
5.1.1 Value of the Line Filter Inductor
The value of a line ﬁlter inductor L f is generally chosen to limit the peak-
to-peak value of the ripple component of the resultant line current to an
acceptable value. Let
k =
ΔIx,m
Ix,p
(F.32)
where ΔIx,m is the maximum value of the peak-to-peak ripple current compo-
nent of the resultant line current and Ix,p is the amplitude of the fundamental
component of the resultant line current. For the NSPWM, the peak-to-peak
value of the ripple current component is maximum for the modulation index
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of M = 1 and at the reference voltage space vector angle of ψ = 0◦ [19] (and
ψ = 180◦) and it is given as
ΔIx,m =
Vdc
24 fcL f
(F.33)
Using (F.32) and (F.33), the value of the line ﬁlter inductor can be obtained as
L f =
Vdc
24 fckIx,p
(F.34)
5.1.2 Maximum Flux Density in Bridge Legs
The ﬂux density in the bridge legs is obtained using (F.8), (K.34), and (I.25)
and it is given as
Bbl(t) =
Vdc(2+ k)
48N fckAc,bl
cos(ψ + γ) (F.35)
where Ac,bl is the cross-section area of the bridge leg and γ is the power factor
angle. For the active rectiﬁer, γ is considered to be zero. Therefore, the ﬂux
density in the bridge leg is maximum at ψ = 0◦ and it is obtained as
Bbl,m =
Vdc(2+ k)
48N fckAc,bl
(F.36)
5.1.3 Maximum Flux Density in Common Legs
Obtaining the value of the ICM,c form (H.21) and substituting in (F.7) yields
Bcl =
λCM
2NAc,cl
(F.37)
where Ac,cl is the cross-section area of the Common leg. Substituting the
value of λCM from Table F.1 into (F.37) yields
Bcl =
Vdc
32N fcAc,cl
(
3M sin[arccos(
1√
3M
)]− 1
)
(F.38)
The ﬂux density in the common leg is maximum for the modulation index
M = Mmax and it is given as
Bcl,m = Bcl |M=Mmax (F.39)
where Mmax is the maximum value of the modulation index in the given
operating range.
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5.1.4 Maximum Flux Density in Phase Legs
Obtaining the values of the Ix,c and ICM,c form (H.21) and substituting in (F.6)
yields
φx1(t) =
1
N
Lf Ix(t) +
1
2N
∫
ΔVxdt (F.40)
As evident from (K.4), the ﬂux in the phase leg has two distinct component:
1. Resultant ﬂux component φx.
2. Circulating ﬂux component φx,c.
The resultant ﬂux component φx is equal to the ﬂux through the bridge leg.
φx attains its maximum value for reference voltage space vector angle ψ = 0◦
and can be readily obtained from (F.36). The circulating ﬂux component φx,c
is proportional to the
∫
ΔVxdt. The peak value of the
∫
ΔVxdt is different
in each sampling interval due to the change in the dwell times of the corre-
sponding voltage vectors. For the NSPWM, the circulating ﬂux component
attains maximum value at the reference voltage space vector angle ψm and it
is given as
φx,cmax = φx,c(t) |ψ=ψm=
Vdc
8N fc
(F.41)
ψm = 120◦ − arcsin( 1√
3Mmin
) (F.42)
where Mmin is the minimum value of the modulation index in the given
operating range. Flux in the phase leg
φx1(t) = φx(t) + φx,c(t) (F.43)
and for the phase A, it could attain its maximum value at ψ = 0◦, ψ = ψm,
or ψ = 30◦. The ﬂux density in the phase leg at these values of the reference
voltage space vector angle is given as
BA1(t) |ψ=0◦= Vdc(2+k)48N fckAc,pl
BA1(t) |ψ=30◦= Vdc4N fcAc,pl (1+
√
3
2 [
2+k
12k − Mmin])
BA1(t) |ψ=ψm= Vdc8N fcAc,pl (1+
2+k
6k cos ψm)
(F.44)
where Ac,pl is the cross-section area of the phase leg. The maximum value of
the ﬂux density in the phase leg is obtained from (K.44) and it is given as
Bpl,m = max(BA1 |ψ=0◦ , BA1 |ψ=30◦ , BA1 |ψ=ψm) (F.45)
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5.1.5 Number of Turns and Cross-section Area of the Cores
Once the material for the magnetic core is chosen, value of the Bpl,m is se-
lected such that Bpl,m < Bsat, where Bsat is the saturation ﬂux density. The
value of the N × Ac,pl can be obtained using (K.44) and (F.45) and the num-
ber of turns and the cross-section area of the core is selected using this value.
Once the value of the number of turns N is known, the cross-section area
of the bridge legs and the common legs can be obtained using (F.36) and
(F.39), respectively. The air gap cross-section can be obtained from the di-
mensions of the phase leg and the bridge leg. Using the value of the air gap
cross-section and (G.11), the length of the air gap can be obtained.
5.2 Comparative Evaluation
The size reduction is achieved by using the integrated inductor and it is
demonstrated by comparing the volume of the integrated inductor with the
volume of the magnetic component of a system, which uses two separate in-
ductors, one for the circulating current suppression and another for reducing
the ripple in the line current for each of the phases, as shown in Fig. F.1.
5.2.1 Coupled Inductor
The maximum value of the product of the number of turns and the cross-
section area of the core is given as
NCIAc,CI =
Vdc
8 fcBCI,m
(F.46)
where NCI is the number of turns of each coil of the CI, BCI,m is the maximum
permissible value of the ﬂux density, and Ac,CI is the cross-section area of the
central leg of the CI. The cross-section area of the side legs is half than that
of the central leg.
5.2.2 Line Filter Inductor
The maximum value of the product of the number of turns and the cross-
section area is
NLf Ac,L f =
Vdc(2+ k)
48 fckBL f ,m
(F.47)
where NLf is the number of turns in the line ﬁlter inductor, BLf ,m is the
maximum ﬂux density, and Ac,L f is the cross-section area of the central leg
of the line ﬁlter inductor.
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5.2.3 Comparison
The number of turns N and the cross-section area of the phase leg Ac,pl of
the integrated inductor is taken as base values for the comparison.
For the speciﬁed modulation range (the modulation index is assumed to
be 0.9(Mmin) ≤ M ≤ 1.1(Mmax)), ψm = 80◦ and Bpl,m = BA1 |ψ=ψm . The
maximum value of the N × Ac,pl is given as
NAc,pl =
Vdc
8 fcBpl,m
(1+
2+ k
35k
) (F.48)
Assuming Ac,pl = Ac,CI and taking k = 0.35, the relationship between N and
NCI is obtained using (F.46) and (F.48) as it is given by
N = 1.19NCI (F.49)
As coils in both the cases should be designed to carry the same current, it is
evident from (F.49) that for the Ac,pl = Ac,CI , the volume of the winding ma-
terial in the integrated inductor is 19% higher than that of the CI. However,
the separate inductor based solution requires additional coils for the line ﬁl-
ter inductor, which should be designed to carry the rated current.
Assuming BLf ,m = Bpl,m and using (F.47) and (F.48), the relationship be-
tween the parameters of the separate line ﬁlter inductor and the integrated
inductor is derived as
NLf Ac,L f
NAc,pl
= 0.94 (F.50)
Taking NLf = 0.67N gives
Ac,L f = 1.4Ac,pl (F.51)
For the given value of the Mmax, the maximum value of the N × Ac,cl can
be obtained using (F.38) and (F.39) and it is given as
NAc,cl =
1.8Vdc
32 fcBcl,m
(F.52)
Assuming Bcl,m = Bpl,m and using (F.48) and (F.52), the relationship between
the cross-section area of the common leg and the cross-section area of the
phase leg is obtained as
Ac,cl = 0.4Ac,pl (F.53)
Therefore, the total cross-section area of both of the common legs is 80% of
the cross-section area of a phase leg. Using (F.36) and (F.48), the relationship
between the Ac,bl and the Ac,pl is obtained as
Ac,bl = 0.94Ac,pl (F.54)
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Table F.4: Parameters for the simulations and the experimental studies
Parameters Values
Power 3 KVA
DC-link voltage Vdc 650 V
Switching frequency fc 4.95 kHz
Line ﬁlter inductance L f 2.4 mH
Circulating current inductance Lc 94 mH
Interleaving angle 180◦
Phase legs
Ac,pl = 645 mm2
Bridge legs
Ac,bl = 200 mm2
Coil
N = 97
Common leg
2× Ac,cl = 645 mm2
Fig. F.12: Image of the implemented integrated inductor.
Using these derivations, the volume of the proposed integrated inductor is
compared with the state-of-the-art ﬁlter arrangement. The maximum value
of the ﬂux density of the magnetic cores and the current density are taken to
be the same in both the cases. In this scenario, the integrated inductor results
in 39% saving in copper and 35% reduction in the magnetic material.
6 Simulation and Experimental Results
6.1 Simulation Study
The system parameters that are used for the simulations and the experimen-
tal studies are listed in Table K.3. The phase legs and the common legs of
the integrated inductor are realized using three U shape (0R49925UC) and
one I shape (0R49925IC) ferrite cores from Magnetics, as shown in Fig. F.12.
Instead of using two common legs with the cross-section area of Ac,cl , single
common leg having the cross-section area of 2 × Ac,cl is used. The bridge
legs are realized using the laminated steel block. The implemented inductor
and the inductor shown in Fig. H.2(a) are magnetically equivalent and the
use of the inductor shown in Fig. F.12 does not impair the signiﬁcance of the
analysis and the obtained experimental results.
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Fig. F.13: NSPWM: Flux density waveforms for modulation index of M = 1. (a) Flux density
in the upper part of the phase leg, (a) Flux density in the lower part of the phase leg, (c) Flux
density in the common leg, (d) Air gap ﬂux density.
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Fig. F.14: Flux density in the common leg for M = 1. (a) SVM, (b) DPWM1, (c) AZSPWM.
Time domain simulations have been carried out using PLECS. The ﬂux
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(a)
(b)
Fig. F.15: Measured currents at modulation index of M = 1. Ch1: Phase A line current (5
A/div), Ch2: Phase A circulating current (2 × IA,c) (0.5 A/div), Ch3: CM circulating current
(IA1 + IB1 + IC1 = 3× ICM,c) (0.5 A/div). (a) NSPWM, (b) DPWM1.
density in the various parts of the integrated inductor in the case of the
NSPWM, are shown in Fig. F.13. The fundamental frequency component
of the ﬂux density in both the upper and the lower part of the phase legs is
the same. Whereas, the circulating ﬂux component has the same magnitude
but opposite polarity, as shown in Fig. F.13(a) and F.13(b). The ﬂux density
in the air gap (which is the same as the ﬂux density in the bridge leg) has
predominant fundamental frequency component, as shown in Fig. F.13(d).
The ﬂux density waveform in the common leg for the different PWM
schemes is shown in Fig. F.14 for the modulation index M = 1. The use of
both the SVM and the DPWM1 results in the maximum value of the BCM
close to 0.35 T. On the other hand, the maximum value of the BCM is 0.25 T
in the case of the NSPWM. The use of the AZSPWM results in a maximum
value of the BCM to be 0.22 T.
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(a)
(b)
Fig. F.16: Measured currents at modulation index of M = 1. Ch1: Phase A line current (5
A/div), Ch2: Phase A circulating current (2 × IA,c) (0.5 A/div), Ch3: CM circulating current
(IA1 + IB1 + IC1 = 3× ICM,c) (0.5 A/div). (a) AZSPWM, (b) SVM.
6.2 Hardware Results
The PWM schemes are realized by the scalar implementation using TMS320F28346
ﬂoating-point digital signal processor. The output terminals are connected
to a three-phase resistive load of 53 Ω. The line current Ix, the circulating
current Ix,c, and the CM circulating current ICM,c for the NSPWM and the
AZSPWM are shown in Fig. F.15(a), and F.16(a), respectively. It is evident
from these results that the integrated inductor offers the desired inductance
to the line current and also suppresses the circulating current. The current
waveforms for the DPWM1 is shown in Fig. F.15(b). From Fig. F.15, it is clear
that the resultant line current Ix and the circulating current Ix,c are similar
in case of the NSPWM and the DPWM1. However, the CM circulating cur-
rent ICM,c in the case of the NSPWM is very small compared to that of the
DPWM1. Similarly, the line current quality in the case of the AZSPWM and
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Fig. F.17: Measured maximum values of the CM circulating current over a fundamental cycle as
a function of the modulation index. For the NSPWM, the values are plotted only for the linear
modulation range of 0.769  M  1.154.
the SVM is the same, as it is evident form Fig. F.16. However, the use of the
AZSPWM would result in less CM circulating current compared to that of
the SVM.
It has been analytically shown that the peak value of the CM ﬂux can be
reduced by using the NSPWM and the AZSPWM. This has been veriﬁed by
measuring the sum of the currents of all the three phases of the ﬁrst VSC.
As deﬁned in (F.4), the sum of the currents of all the three phases of the ﬁrst
VSC is equal to the 3ICM,1. Since ICM,2 = −ICM,1, substituting this in (G.2)
yields
IA1 + IB1 + IC1 = 3ICM,1 = 3ICM,c (F.55)
Using (F.22), (F.23), and (F.55) the sum of the currents of all the three phases
of the ﬁrst VSC is obtained as
IA1 + IB1 + IC1 =
4	L
N2
λCM (F.56)
As the sum of the current of all the three phases of the ﬁrst VSC is propor-
tional to the CM ﬂux, set of readings of this value were obtained with the
dc-link voltage of 325 V and a resistive load of 27 Ω. The dc-link voltage
value is reduced to half to obtain these sets of readings, as the use of the
SVM at the low modulation indices with the rated dc-link voltage causes the
saturation of the designed integrated inductor due high CM ﬂux (as analyzed
in this paper and shown in Fig. F.7). The variation of the maximum value of
the CM circulating current with the modulation index is shown in Fig. F.17,
which is in a good agreement with the analysis presented in a section III.
It has been analytically shown in section IV that the AZSPWM is harmon-
ically equivalent to the SVM. Similarly, it is also established that the harmonic
performance of the NSPWM is same as that of the DPWM1. This has been
demonstrated by evaluating the NWTHD of the resultant line-to-line voltage
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Fig. F.18: Measured total harmonic distortion of the resultant line current as a function of the
modulation index. For the NSPWM, the values are plotted only for the linear modulation range
of 0.769  M  1.154.
(VA′B′ ) using the analytical expressions of the harmonic coefﬁcients Amn and
Bmn. However, A′ and B′ are the ﬁctitious terminals and not available for
measurement (refer Fig. F.3). Therefore, the harmonic performance of the
PWM scheme has been indirectly veriﬁed by measuring the total harmonic
distortion of the resultant line current. The variation of the total harmonic
distortion of the resultant line current as a function of the modulation index
is shown in Fig. F.18. For any given modulation index, the ITHD values for
the AZSPWM closely matched with that of the SVM. Similarly, the harmonic
performance of NSPWM in its linear modulation range is the same as that
of the DPWM1. It is also clear from Fig. F.18 that the NSPWM and the
DPWM1 are harmonically superior than the AZSPWM and the SVM, which
is in agreement with the NWTHD results shown in Fig. F.11.
7 Conclusion
In this paper, the integrated inductor for the parallel interleaved VSCs is pre-
sented. The proposed inductor combines the functionality of both the line
ﬁlter inductor and the circulating current ﬁlter inductor. A ﬁve leg magnetic
structure is proposed, where the outer two legs provide low reluctance path
for the CM ﬂux. A PWM scheme, which employs AZSPWM in the low mod-
ulation index range (0 ≤ M < 0.769) and NSPWM in the high modulation
index range (0.769 ≤ M < 2/√3) is analyzed for the parallel interleaved
VSCs. It reduces the maximum value of the CM ﬂux-linkage by 68 % com-
pared to that of the SVM and 52 % compared to that of the DPWM1. The
harmonic performance of the NSPWM and the AZSPWM for the parallel in-
terleaved VSCs is also analyzed and it is established that the magnitude of
the harmonic frequency components in the NSPWM is the same as that of
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the DPWM1 for an interleaving angle of 180◦. Similarly, the harmonic perfor-
mance of the AZSPWM is the same as that of the SVM. Therefore, the use of
the NSPWM and the AZSPWM result in ﬂux reduction in the common legs of
the integrated inductor, without compromising the harmonic performance.
Procedure for designing the integrated inductor is also presented. The
design equations are derived for the active three-phase rectiﬁer application.
The volume of the magnetic core and the copper of the proposed integrated
inductor is compared with the converter system, having separate CI and the
line ﬁlter inductor for each of the phases. When used with the NSPWM,
the integrated leads to 35% reduction in magnetic core and 39% saving in
copper.
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1. Introduction
Abstract
This paper presents an integrated inductor for two parallel interleaved Voltage Source
Converters (VSCs). Interleaving of the carrier signals leads to improvement in the
harmonic quality of the resultant output voltage and the line current ﬁltering require-
ments can then be reduced. However, the instantaneous potential difference, caused
by the interleaved carriers, may drive large circulating current between the parallel
VSCs and an additional inductor is often placed in the circulating current path to
suppress the current to an acceptable limit. Integration of both line ﬁlter inductor
and circulating current ﬁlter inductor is proposed. The ﬂux in the magnetic structure
is analyzed and the values of the line ﬁlter inductance and circulating current ﬁlter
inductance are derived. Steady-state and the transient performance of the system has
been veriﬁed by means of simulation and experimental results.
1 Introduction
Three-phase two-level pulsewidth modulated Voltage Source Converter (VSC)
is widely used in many industrial and renewable energy applications. This
converter is often realized using a Si Insulated Gate Bipolar Transistor (IGBT).
The VSC, with an IGBT as a switching device, suffers from excessive losses
if the switching frequency is increased beyond few kHz. Due to the limited
switching frequency, large line ﬁlter components are generally employed to
comply with the power quality requirements. In many high power applica-
tions, several VSCs are connected in parallel to achieve the desired power/cur-
rent level [1]. These parallel connected VSCs can be operated with interleaved
carrier signals and multi-level voltage waveforms can be achieved.
As a result of the interleaved carriers, the switched output voltages (re-
ferred as a pole voltage hereafter) of the parallel VSC legs are phase shifted.
As a result, some of the harmonic frequency components that are present in
the individual pole voltages of the parallel VSC legs are also phase shifted
and their contribution in the resultant output voltage is fully/partly can-
celed [2–5]. The improvement in the harmonic quality of the resultant output
voltage leads to reduction in the line current ﬁltering requirements. However,
the difference of the phase shifted harmonic components of the pole voltages
appears across the closed path and drives the circulating current between the
parallel VSCs.
The ﬂow of the circulating current between parallel VSCs increases the
losses and leads to unnecessary over-sizing of the components present in the
circulating current path. Therefore, it should be suppressed to an acceptable
limits. An inductive component is often used, which offers high impedance
to the phase shifted harmonic component of the pole voltages and thereby
suppressing the circulating current. One of the ways to achieve this is to
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Fig. G.1: Two parallel interleaved voltage source converters with a common dc-link. Circulating
current is suppressed by inductor Lc and the line ﬁlter inductor L f provides desired inductance
for line current ﬁltering. Proposed integrated inductor combines the functionalities of both the
Lc and L f of all three phases.
provide a strong magnetic coupling between the parallel VSC legs [3, 6–9],
as shown in Fig. G.1. The system with parallel interleaved VSCs uses two
distinct inductive components:
1. Line ﬁlter inductor (L f ) for improving the injected line current quality.
2. An inductor ( Lc) for suppressing the circulating current.
The advantage offered in terms of the size reduction of the line ﬁlter com-
ponent is somewhat offset by the introduction of the additional circulating
current inductor. The volume of these inductive components can be reduced
by integrating the functionalities of both the line ﬁlter inductor and the cir-
culating current inductor. Moreover, the size of the magnetic component can
be further reduced by integrating the inductors of all three phases in a sin-
gle magnetic structure.This paper proposes such integrated inductor for two
parallel connected VSCs.
2 Parallel Interleaved Voltage Source Converters
Two parallel VSCs with the common dc-link is shown in Fig. G.1. The carrier
signals of these parallel VSCs are interleaved by an interleaving angle of 180◦.
The harmonic performance of the switched output voltage and the behavior
of the circulating current is signiﬁcantly inﬂuenced by the Pulse Width Mod-
ulation (PWM) scheme used [10, 11]. Therefore, the PWM scheme is brieﬂy
discussed hereafter.
A 60◦ discontinuous modulation (commonly referred to as a DPWM1) is
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Fig. G.2: Pulse width modulation scheme and the pole voltages of the parallel voltage source
converters. (a) Switching sequences used in the DPWM1. The numbers represent the corre-
sponding voltage vectors, (b) Pole voltages of phase a of both the parallel voltage source con-
verters for the modulation index M = 1 and voltage space vector angle ψ = 45◦. The interleaving
angle is 180◦.
used to modulate the parallel VSCs. Each VSC leg remains clamped to the
dc bus for one third period (120◦) of the fundamental cycle. This clamping
interval is divided into two sub-intervals of 60◦ each and the voltage vec-
tors are selected to arrange these sub-intervals around the positive and the
negative peak of the reference voltage waveform, as shown in Fig. G.2(a).
For the unity power factor applications, the switching of the semiconduc-
tor device is avoided when the current through that device is near its peak
value. In this manner, the switching losses can be reduced up to 50% com-
pared to that of the continuous space vector modulation scheme. In addition,
for the symmetrical interleaving, the use of the DPWM1 results in a better
harmonic performance compared to the continuous space vector modulation
scheme [5, 10].
The pole voltages of both the VSCs are shown in Fig. G.2(b). These pole
voltages have the same average value. However, due to the interleaved car-
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riers, these pole voltages are phase shifted. Therefore, there exist an instan-
taneous potential difference, which appears across the closed path formed
due to the interleaved carriers and the parallel connection. The potential dif-
ference of the pole voltages for a particular switching interval is also shown
in Fig. G.2(b). This potential difference drives a circulating current and the
integrated inductor is used to suppress this current.
3 Integrated Inductor
A magnetic structure and the analysis of the integrated inductor is presented
in this section.
3.1 Magnetic Structure
An integrated three-phase inductor, which combines the functionalities of the
circulating current ﬁlter inductor and the three-phase line ﬁlter inductor, is
proposed. The magnetic structure of the proposed inductor is shown in Fig.
G.3(a). The ﬂux components corresponding to each of the phases can be made
balance by using the symmetrical magnetic structure. The magnetic core is
composed of three outer legs (referred to as a phase leg), a common leg and
three bridge legs between the phases (referred to as a bridge leg). The phase
leg receives both the coils of that phase. The number of turns are the same in
all the coils. However, the coils corresponding to VSC2 are wound in opposite
direction than the coils of the VSC1. The starting terminals of both the coils
of a particular phase are connected to the respective output terminals of the
corresponding parallel VSC legs (starting terminals of the coils of phase a are
connected to the a1 and a2), whereas ending terminals of both the coils are
connected to the common connection point (a). A high permeability material
is used for the phase legs and the common leg, whereas the bridge legs are
realized using the laminated iron core and the necessary air gap has been
inserted in each of the bridge legs.
3.2 Simpliﬁed Reluctance Model
A simpliﬁed reluctance model of the integrated inductor is shown in Fig.
G.3(b). The permeability of the magnetic material is assumed to be constant
and the ﬂux is assumed to be conﬁned to the magnetic core (ﬂux leakage is
neglected). Each of the coils is represented by an equivalent magneto-motive
force, which is equal to the product of the number of turns N and the current
ﬂowing through that coil. Each phase leg comprises a limb and two yokes.
The reluctance of half of the limb is taken as 	L. The reluctance of each yoke
is termed as 	Y. The series connection of the reluctance of the half of the
limb (	L) and the reluctance of the yoke (	Y) is represented by the equivalent
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Fig. G.3: Three phase integrated inductor. (a) Magnetic structure, (b) Simpliﬁed reluctance
model.
reluctance 	 (	 = 	L +	Y). The equivalent reluctance of each of the bridge
leg is the sum of the reluctance of the magnetic material of that bridge leg
and the effective reluctance of an air gap (	ab = 	abs + 	g′ ). The reluctance
of the laminated steel core is very small compared to the reluctance of the air
gap 	g′ . Therefore, the reluctance of each bridge leg is approximated as 	g′ .
By solving the reluctance network, the ﬂux linking with the respective
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coils of the phase x is given as
φx1 =
3
2(3	+ 2	g′ )N(Ix1 + Ix2 ) +
1
2	N(Ix1 − Ix2 )−
3
8	N(ICM,1 − ICM,2)
φx2 =
3
2(3	+ 2	g′ )N(Ix1 + Ix2 )−
1
2	N(Ix1 − Ix2 ) +
3
8	N(ICM,1 − ICM,2)
(G.1)
where x is a subscript, which represents phases a, b, and c and ICM,n is the
the Common Mode (CM) current of the nth VSC and it is deﬁned as
ICM,n =
Ian + Ibn + Icn
3
(G.2)
The ﬂux in the common leg and the bridge leg between the phase leg a and
the phase b are given as
φCM =
3
8	L N(ICM,1 − ICM,2) and φab =
1
3	+ 2	g′
N(Ia − Ib) (G.3)
For the parallel interleaved VSCs, the leg current can be decomposed into
two distinct components
1. Resultant line current component .
2. Circulating current component.
Assuming equal current sharing between the VSCs, the leg current can be
given as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (G.4)
where, Ix is the resultant line current and Ix,c is the circulating current com-
ponent. Using (J.2), the circulating current can be obtained as
Ix,c =
Ix1 − Ix2
2
(G.5)
Using (G.2) and (H.27), the difference of the CM currents of the VSCs can be
obtained. Since, Ia + Ib + Ic = 0, the CM circulating current is given as
ICM,c =
ICM,1 − ICM,2
2
=
Ia,c + Ib,c + Ic,c
3
where n = 1, 2 (G.6)
Using (G.1), (H.27), and (G.6) the voltage across the coils are given as
Va1a = Va1o −Vao = −N
dφx1
dt
= − 3N
2
2(3	+ 2	g′)
dIx
dt
− N
2
	
dIx,c
dt
+
3N2
4	
dICM,c
dt
(G.7)
Va2a = Va2o −Vao = −N
dφx2
dt
= − 3N
2
2(3	+ 2	g′)
dIx
dt
+
N2
	
dIx,c
dt
− 3N
2
4	
dICM,c
dt
(G.8)
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3.3 Line Filter Inductor L f
Averaging of the (G.7) and (G.8) yields
Va′o −Vao = − 3N
2
2(3	+ 2	g′)
dIx
dt
, where Va′o =
Va1o +Va2o
2
(G.9)
As shown in Fig. G.1, voltage Va′o −Vao appears across the line ﬁlter inductor
L f . Therefore, from (G.9) the value of the line ﬁlter inductor is obtained as
L f =
3N2
4	g′ + 6	
≈ 3N
2
4	g′
(G.10)
Let the length of the air gap be lg and the effective cross-sectional area of
the air gap after considering the effects of the fringing ﬂux be Ag′ . The
effective cross-sectional area of the air gap Ag′ is obtained by evaluating the
cross-section area of the air gap after adding lg to each dimension in the
cross-section. Then (K.34) can be rewritten as
L f ≈
3μ0N2Ag′
4lg
(G.11)
3.4 Circulating Current Inductor Lc
The difference in the pole voltages of the corresponding phase drives the
circulating current between the parallel VSC legs (VSC1 and VSC2) of that
phase. This current is suppressed by inserting the inductance Lc in the cir-
culating current path. For the proposed integrated inductor, the circulating
current is described as⎡
⎣ ΔVaΔVb
ΔVc
⎤
⎦ = N2
2	
⎡
⎣ 3 −1 −1−1 3 −1
−1 −1 3
⎤
⎦× d
dt
⎡
⎣ Ia,cIb,c
Ic,c
⎤
⎦ (G.12)
where ΔVx = Vx1o −Vx2o. As given in (H.21), the value of the Lc is indepen-
dent of the air gap geometry and only depends on the value of the reluctance
of the half of the limb (	L) and the reluctance of the yoke (	Y). The in-
ductance offered to the circulating current can be increased by reducing the
value of the 	, which can be realized using a high permeability material for
the phase legs and the common leg.
4 Design and Performance Comparison
The maximum value of the ﬂux density in various parts of the integrated
inductor is derived in this sub section.
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4.1 Maximum Flux Density in Bridge Legs
Using (G.3) and (K.34), the ﬂux in the bridge leg is given as
φab =
2L f
3N
(Ia − Ib) (G.13)
Normally the value of the L f is chosen to limit the switch current ripple to the
desired value. Let β be the ratio of the maximum switch current ripple to the
rms value of the line current (β = ΔIx,max/Ix,rms). For the parallel interleaved
VSCs with the interleaving angle of 180◦ and modulated using the DPWM1,
the switch current ripple is maximum for M = 1 and for voltage space vector
angle of ψ = 0◦ [2]. The maximum switch current ripple is given as
ΔIx,max = βIx,rms =
Vdc
24 fcL f
(G.14)
Substituting the value of L f and Ia − Ib in (G.13) yields
φab =
√
6Vdc
36N fcβ
cos(ψ + θ + 30◦) (G.15)
where θ is the displacement power factor angle. Let, Ac,bl be the cross section
area of the bridge leg, the maximum value of the ﬂux density in the bridge
leg is given as
Bbl,max =
Vdc
6
√
6N fcβAc,bl
(G.16)
4.2 Maximum Flux Density in Common Leg
Obtaining the circulating current values from (H.21) and substituting in (G.3)
yields
φCM =
3	
2	lN
∫
(VCM,1 −VCM,2)dt (G.17)
The ﬂux in the common leg is proportional to the time integral of the CM
voltage difference. The peak value of the
∫
(VCM,1 − VCM,2)dt is different in
every switching intervals. The maximum value out of these peak values for
a given modulation index is given as
∫
(VCM,1−VCM,2)dt =
⎧⎨
⎩
MVdc
4 fc
, 0  M < 23
Vdc
fc
[
1
3 − M4 cos
(
60◦ − arcsin( 1√
3M
)
)]
, 23  M < 2√3
(G.18)
Over the entire modulation range,
∫
(VCM,1 − VCM,2)dt achieves maximum
value at M = 2/3 and the maximum value of the ﬂux density in the common
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leg is given as
BCM,max = (1+
Ly
Ll
)
Vdc
4N fcAc,cl
(G.19)
where Ac,cl is the cross section area of the common leg. Ly and Ll are the
mean magnetic length of the yoke and the half of the limb, respectively. It
should be noted that the ﬂux density in the common leg is maximum for
M = 2/3. However, in many grid connected applications, the grid voltage
could vary over a range of 1±0.1 pu. This results in modulation index range
as 0.9 ≤ M ≤ 1.1. For such systems, the ﬂux density in the common leg is
maximum for M = 0.9 and it is given as
BCM,max |M=0.9= (1+
Ly
Ll
)
Vdc
5.466N fcAc,cl
(G.20)
4.3 Maximum Flux Density in Phase Leg
Obtaining the circulating current values from (H.21) and substituting it in
(G.1) yields
φa1(t) =
3N
6	+ 4	g′
Ia(t) +
1
2N
∫
ΔVadt (G.21)
Substituting the values of the 	g′ and Ia into (G.17)
φa1(t) =
(
√
2+ β2 )Vdc
24N fcβ
cos(ψ + θ) +
1
2N
∫
ΔVadt (G.22)
As it is evident from (G.22), the ﬂux in the phase leg has two distinct compo-
nents:
1. Resultant ﬂux component φx,r.
2. Circulating ﬂux component φx,c.
The displacement power factor angle is zero (θ = 0) for the unity power
factor applications. In this case, the resultant ﬂux component φx,r attains its
maximum value at ψ = 0◦ and it is given as
φa,rmax = φa,r(t) |ψ=0◦=
(
√
2+ β2 )Vdc
24N fcβ
(G.23)
The circulating ﬂux component φx,c is proportional to the
∫
ΔVadt and the
peak value of the
∫
ΔVadt is different in every sampling interval due to the
change in the dwell times of the voltage vector. Let the maximum value out
of these peak values be λmax and it is given as
λmax =
{ √
3M
4 fc
Vdc, 0 ≤ M < 1/
√
3
1
4 fc
Vdc, 1/
√
3 ≤ M < 2/√3 (G.24)
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For the grid connected applications (0.9 ≤ M ≤ 1.1), the circulating ﬂux
component φx,c is maximum for the space vector angle ψmax and it is given
as
φa,cmax = φa,c(t) |ψ=ψmax=
Vdc
8N fc
(G.25)
and the voltage space vector angle at which this value is achieved is given as
ψmax = 120◦ − arcsin( 1√
3M
) (G.26)
The ﬂux in the phase leg is the addition of the φa,r(t) and φa,c(t) and the
φa1(t) could attain its maximum value at ψ = 0
◦, ψ = 30◦, or ψ = ψmax. The
values of the ﬂux density in the phase leg at those voltage space vector angles
are given in Table K.2. The maximum value out of these values is used for
choosing the cross section area of the phase leg.
Table G.1: Values of the ﬂux density in the phase leg for different voltage space vector angles
Value Condition
Ba1(t) |ψ=0◦= (
√
2+ β2 )Vdc
24N fcβAc,pl
ψ = 0◦
Ba1(t) |ψ=30◦=
√
3(
√
2+ β2 )Vdc
48N fcβAc,pl
+ Vdc4N fcAc,pl
(1−
√
3
2 Mmin) ψ = 30
◦
Ba1(t) |ψ=ψmax= (
√
2+ β2 )Vdc
24N fcβAc,pl
cos ψmax +
Vdc
8NAc,pl fc
ψ = ψmax
5 Simulation and Experimental Results
Time domain simulations and experimental studies have been carried out for
the two parallel interleaved VSCs with an interleaving angle of 180◦. The
total power rating of the system is 3.3 kVA. The switching frequency is taken
to be 4.95 kHz. The converter system is connected to the 400V grid and the
dc-link voltage is set to 650 V. The fundamental component of the line current
is shared equally between the two VSCs. The integrated inductor is designed
using the area-product approach to offer the line ﬁlter inductance L f = 3.8
mH (β = 0.3) and the parameters of the inductor are given in Table G.2. The
phase legs and the common leg are made up from ferrite, whereas laminated
steel is used for the bridge legs.
5.1 Simulation Results
Simulation results for both the steady-state and the transient conditions are
discussed in this sub section.
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Table G.2: Design parameters of the Integrated Inductor
Parameters Values
Cross-section area of the phase leg Ac,pl 6.45× 10−4 m2
Cross-section area of the common leg Ac,cl 6.45× 10−4 m2
Cross-section area of the bridge leg Ac,bl 2× 10−4 m2
Length of the air gap lg 5× 10−4 m
Number of turns N 97
5.1.1 Steady-state Considerations
Simulated ﬂux density waveforms in the various parts of the magnetic struc-
ture of the integrated inductor are shown in Fig. I.14.
Fig. G.4(a) shows the ﬂux density waveform in the upper limb of one
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Fig. G.4: Simulated ﬂux density waveforms. (a) Flux density in the upper limb, (b) Flux density
in the lower limb, (c) Flux density in the bridge leg, (d) Flux density in the common leg.
of the phase leg. The ﬂux linking with the coils has the resultant ﬂux com-
ponent and the circulating ﬂux component. The resultant ﬂux component
has a dominant harmonic component at the fundamental frequency. It also
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contains the even multiple of the carrier harmonic components and their side
bands. On the other hand, odd multiple of the carrier harmonic frequency
components and their side band harmonic components synthesize the cir-
culating ﬂux. The resultant ﬂux component completes its path through the
bridge legs, as shown in Fig. G.4(c). Fig. G.4(d) shows the ﬂux in the com-
mon leg, which has dominant harmonic component at the carrier harmonic
frequency.
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Fig. G.5: Simulated current waveforms of phase a. (a) Phase a current of VSC1 Ia1 , (b) Resultant
line current Ia, (c) Phase a circulating current Ia,c, (d) Common mode circulating current ICM,c.
The simulated current waveforms are shown in Fig. G.5. The circulat-
ing current between the parallel interleaved legs of the phase A is shown in
Fig. G.5(c) and it is evident that it is effectively suppressed by the proposed
integrated inductor. The resultant line current of phase A is also shown in
Fig. G.5(b) and the ripple content in the line current is limited to the desired
value. In the steady state, the resultant line current is shared equally between
the parallel VSCs and current waveform of one of the VSC1 as shown in Fig.
G.5(a).
272
5. Simulation and Experimental Results
5.1.2 Transient Considerations
There is no controlled air gap in the phase legs and the common leg. There-
fore, the control scheme should be designed to prevent saturation of the in-
tegrated inductor. Asymmetrical regular sampling is used. The feedback
signals are sampled and the reference signals are updated at the peak and
the valley of the carrier signals, as shown in Fig. G.6. For the interleaving
angle of 180◦, both the VSCs are sampled at the same instant. The strong
magnetic coupling between the parallel legs helps in maintaining the equal
current sharing in steady-state and sampling the feedback samples at the
same instant would ensure voltage second balance. As a result, saturation
free operation can be achieved during the transient operation.
Individual VSC currents are controlled using the Proportional-Integral
t
Carrier2
Carrier1
VSC1 sampling instants
VSC2 sampling instants
Ts/2 Ts/2
Ix1
Ix2
Ix1
Ix2
Ix1
Ix2
Sampling
Fig. G.6: Carrier signals and the sampling instances of both the VSCs with the interleaving angle
of 180◦.
(PI) controller. The control variables are transformed in a synchronously ro-
tating frame, which rotates at the fundamental frequency of the grid voltage.
The transfer function of the PI controller is given by
GPI(s) = Kp +
Ki
s
(G.27)
where Ki is the integral gain and the Kp is the proportional gain of the PI
controller. The parameters of the PI controller are Kp = 0.32 and Ki = 134.6.
The reference for the active component of the resultant line current has been
changed from 50% of the rated value to the 100% of the rated value. The
transient response of the d-axis current controller of the VSC1 is shown in
Fig. G.7(a). The individual VSC leg current and the resultant line current
are shown in Fig. G.7(b) and Fig. G.7(c), respectively. The ﬂux density in
the phase leg and the common leg are also shown in Fig. G.7. As a result of
the simultaneous sampling for both the VSCs, a dc component is avoided in
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Fig. G.7: Simulation results during the transient condition, when the reference for the active
component of the resultant line current has been changed from 50% of the rated value to 100%
of the rated value. (a) Controller performance, (b) Phase a leg current of VSC1 (Ia1 ), (c) Resultant
line current Ia, (d) Flud density in the bridge leg Bab, (e) Flux density in the upper limb of the
phase leg Ba1 , (f) Flux density in the common leg BCM .
the BCM and the integrated inductor operation in the linear part of the B-H
curve is ensured. However, inaccuracy in the current measurement sensor
(typically < 1% of the rated current) could lead to an erroneous feedback
signal and may introduce dc component in the circulating ﬂux component
and the CM ﬂux component. However, the inﬂuence of the inaccuracy in the
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Ia1 (5 A/div.)
Ia2 (5 A/div.)
Ia,c (1 A/div.)
Ia (5 A/div.)
(a)
Ia1 (5 A/div.)
Ia2 (5 A/div.)
Ia,c (1 A/div.)
Ia (5 A/div.)
Step change applied
(b)
Fig. G.8: Experimental results. (a) Steady-state: VSCs are controlled to inject the rated current,
(b) Transient considerations: The reference for the injected current is changed from 25% of the
rated current to 100% of the rated current.
measurement sensor is small and can be neglected for the design purpose.
5.2 Experimental Results
An integrated inductor prototype was built with the parameters given in Ta-
ble G.2. Both the VSCs were connected to the same dc-link and the AC side of
these VSCs were connected to the AC power source MX-35 from California
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Instruments. The control was implemented using TMS320F28346 ﬂoating-
point digital signal processor.
The experimental waveforms are shown in Fig. G.8. Fig. G.8(a) shows the
individual currents of each of the inverter, the circulating current between the
parallel interleaved VSC legs of that phase and the resultant line current in
a steady-state operating conditions. The VSCs were controlled to supply the
rated current. As it is evident from Fig. G.8(a), the ripple in the resultant line
current is limited to the desired value and the circulating current between
the parallel VSCs is also suppressed effectively by the integrated inductor.
The relevant current waveforms during the transient conditions, when the
reference current is changed from 25% of the rated value to the 100% of the
rated value is shown in Fig. G.8(b). The circulating current is proportional to
the circulating ﬂux component in the integrated inductor. As shown in Fig.
G.8(b), the change in the individual converter current does not inﬂuence the
circulating current (and therefore the circulating ﬂux component and the CM
ﬂux component are also remains unaffected) due to the simultaneous sam-
pling of both the VSCs. As a result of this, the integrated inductor without
any controlled air gap in the phase leg and the common leg can be used.
6 Conclusion
An integrated inductor for two parallel interleaved VSCs is proposed. A
four leg magnetic structure is used. The integrated inductor combines the
functionalities of both the line ﬁlter inductor and the circulating current in-
ductor. Both the parallel VSCs are modulated using the 60◦ discontinuous
modulation scheme. For the unity power factor applications, the resultant
ﬂux component achieves its maximum value when the value of the circulat-
ing ﬂux component is very small and vice-versa. As a result, substantial size
reduction can be achieved. A sampling scheme for both the VSCs along with
the controller design has been also discussed. The steady-state and the tran-
sient performance of the system are also veriﬁed by the simulations and the
experimental results.
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Abstract
Three phase Voltage Source Converters (VSCs) are often connected in parallel to re-
alize high current output converter system. The harmonic quality of the resultant
switched output voltage can be improved by interleaving the carrier signals of these
parallel connected VSCs. As a result, the line current ﬁltering requirement can be re-
duced. However, an additional inductive ﬁlter is required to suppress the circulating
current. The integrated inductive component, which combines the functionality of
the line ﬁlter inductor and the circulating current inductor is presented in this paper.
An analysis of the ﬂux density distribution in the integrated inductor is presented
and design procedure is described. The analysis has been also veriﬁed by performing
ﬁnite element analysis. The advantage offered by the use of the integrated inductor
is demonstrated by comparing its volume with the volume of the state-of-the-art ﬁl-
tering solution. The performance of the integrated inductor is also veriﬁed by the
experimental measurements.
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Nomenclature: Paper H
Ag Cross section area of the air gap.
Aw Area of each of the windows in the cell structure.
Ac,CI Cross section area of the core of the Coupled Inductor (CI).
Ac,bl Cross section area of the bridge leg.
Ac,l Cross section area of the limb.
Acu Cross section area of the coil.
Aw,CI Window area of the CI.
Bm,bl Maximum allowable value of the ﬂux density in the bridge leg.
Bm,c Maximum allowable value of the ﬂux density in the cell.
Ix Resultant line current of phase x.
Ix, f Fundamental frequency component of the resultant line current.
Ix,p Peak value of the fundamental frequency component Ix, f .
Ixk ,c Circulating current component of the leg current Ixk .
Ixk ,l Common component of the leg current Ixk .
Ixk Leg current of phase x of the kth VSC.
J Current density.
Ks Stacking factor.
Kw Window utilization factor.
Lc Circulating current ﬁlter inductor.
L f Line ﬁlter inductor.
Nomenclature: Paper H
M Modulation index.
N Number of turns in each coil.
P Rated power of the parallel VSCs.
Vdc DC-link voltage.
Vph RMS value of the rated phase voltage.
Vxko Switched output voltage of phase x of the kth VSC with respect to the
dc-link mid-point o.
Vxvo Averaged switched output voltage of phase x with respect to the com-
mon reference point o.
Vxg RMS value of the grid voltage of phase x.
ΔIx Ripple component of the resultant line current.
ΔIx,pmax Worst case ripple component of the resultant line current.
ΔIx,p Peak value of the ripple component of the resultant line current.
	g Reluctance of the air gap.
	l Reluctance of each of the limb.
	y Reluctance of the yoke.
	by Reluctance of the bridge yoke.
α Ratio of the maximum current ripple to the peak value of the fundamental
frequency component of the current.
Ix,c Circulating current vector.
I Leg current vector.
L Inductance matrix.
VS Switched output voltage vector.
Vref Reference space voltage vector.
V Output voltage vector.
λxk Flux linkage with kth coil of phase x.
λx Average value of the ﬂux linkages of coils of phase x.
μ0 Permeability of the air.
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φx Common ﬂux.
φx,cmax Maximum value of the circulating ﬂux component.
φx,c Circulating ﬂux component.
φxk ,c Circulating ﬂux component that links with the kth coil of phase x.
φxk , f Fundamental frequency component of the ﬂux.
φxk ,lmax Worst case value of the common ﬂux component.
φxk ,l Common ﬂux component that links with the kth coil of the phase x.
φxk ,r Ripple component of the common ﬂux.
φxkmax Maximum value of the ﬂux in the limbs.
ψ Reference voltage space vector angle (typically the grid voltage vector).
σ Interleaving angle.
θ Displacement power factor angle.
fc Carrier frequency.
lg Length of the air gap.
n Total number of the parallel connected VSCs.
x Subscript, which represents phases a, b, and c.
xc Common (output) terminal of the of phase x.
xk Input terminal of the kth coil of phase x.
1 Introduction
Three-Phase Voltage Source Converter (VSC) is commonly used in many
power electronics applications and often connected in parallel to realize medium/high
power converter systems [1, 2]. The switching frequency of the semiconduc-
tor devices, used in medium/high power applications, is often limited [3].
Therefore, such systems may require large ﬁlter components to meet the
stringent power quality requirements imposed by the utility [4]. The use
of the large ﬁlter components occupy signiﬁcant amount of space [5] and in-
crease the cost of the overall converter system [6].
The size of the line ﬁlter components can be reduced by improving the
output voltage waveform quality. In a system with parallel connected VSCs,
this can be achieved by interleaving the carrier signals [7–12]. For a system
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Fig. H.1: Parallel interleaved voltage source converters with common dc-link (n = 4 in this
illustration). Coupled inductor (CI) is used for suppressing the circulating current.
with parallel connected VSCs, the resultant voltage of a given phase is the
average of the switched output voltages of that phase of the individual VSCs.
As a result of the interleaving of the carrier signals, the switched output volt-
ages of the corresponding phase are shifted with respect to each other by an
interleaving angle. Therefore, some of the harmonic frequency components
present in the individual switched output voltages are either completely can-
celed or signiﬁcantly reduced in the resultant output voltage. This helps to
achieve the desired line current quality with relatively small line ﬁlter com-
ponents. However, when connected to the common dc link, the circulating
current ﬂows between the parallel VSCs due to hardware and control asym-
metries [13] and increases signiﬁcantly when the carriers are interleaved [12].
This unwanted circulating current increases the stress on the semiconductor
switches and causes additional losses. Therefore, it should be suppressed to
some acceptable limits.
The circulating current can be avoided by providing galvanic isolation
between the parallel VSCs using the multiple winding line frequency trans-
former [14]. However, the use of the bulky line frequency transformer adds
to the cost and increases the size. Another approach is to suppress the cir-
culating current to some acceptable limit by introducing impedance in the
circulating current path. This can be achieved by
1. Using Common-Mode (CM) inductor in series with the line ﬁlter induc-
tor for each of the VSCs [8].
2. Using the Coupled Inductor (CI) to suppress the circulating current by
providing magnetic coupling between the parallel interleaved legs of
the corresponding phases [15–20] (refer Fig. H.1).
In both of the above mentioned approaches, two distinct magnetic compo-
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nents are used:
1. Circulating current inductor Lc (CI / CM inductor).
2. Line ﬁlter inductor L f (commonly referred to as a boost inductor) for
improving the line current quality.
The volume of the inductive components can be reduced by integrating both
of these functionalities into a single magnetic component. A single phase
integrated inductor for the two parallel interleaved VSCs is proposed in [21].
The magnetic structure of this inductor has two side limbs and a central limb.
Air gaps are introduced in all the three legs, out of which the length of the
air gaps in both the side limbs are equal. The coils are placed around the side
limbs and have equal number of turns. The ﬂux in the magnetic core has two
distinct components:
1. Flux component corresponding to the line ﬁlter inductor L f (referred to
as the common ﬂux φx).
2. Flux component corresponding to the CI (referred to as the circulating
ﬂux φx,c, which mainly conﬁnes to the side limbs).
The circulating ﬂux component φx,c is given as
φx,c =
1
2N
∫
(Vx1o −Vx2o) dt (H.1)
The maximum value of the circulating ﬂux component is given as [22]
φx,cmax =
Vdc
8N fc
(H.2)
The φx,cmax depends only on the dc-link voltage Vdc, the number of turns
N, and the switching frequency fc. Therefore, the introduction of the two
air gaps in the magnetic path of the φx,c does not bring any advantage in
terms of the size reduction (However depending upon the control scheme
employed, small air gap may be needed to avoid the saturation). In addition,
it is difﬁcult to realize the inductor using the standard cores, when the length
of the air gaps in the side limbs and the central limbs are different. Moreover,
the solution presented in [21] is only applicable to two parallel interleaved
VSCs. The circulating current suppression for three parallel VSCs is pre-
sented in [20]. Three limb magnetic core is used for the CIs and single phase
inductors are employed for the line current ﬁltering of each of the phases.
The magnetic integration of all these components in a single magnetic struc-
ture can further reduce the volume of the overall system.
A three-phase integrated inductor for arbitrary number of parallel inter-
leaved VSCs is proposed in this paper. The proposed integrated inductor
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Coil a1
Coil b1
Coil c1
Cell (phase c)
Cell (phase b)
Cell (phase a)
Bottom bridge yoke
Coil a2
Coil a3
Coil a4
Air gaps
Top bridge yokes
(a)
φa1,l
φa1,c
Ia1 Ia2 Ian Ib1 Ib2 Ibn Ic1 Ic2 Icn
Ia Ib Ic
a1 a2 an b1 b2 bn c1 c2 cn
ac bc cc
o
(b)
Fig. H.2: Magnetic structure. (a) Magnetic structure of the proposed integrated three-phase
inductor for n number of parallel connected VSCs (n = 4 in this illustration), (b) Alternative
simpliﬁed arrangement.
combines the functionality of both the line ﬁlter inductor L f and the circu-
lating current inductor Lc. The magnetic structure and the detailed analysis
of the proposed three-phase integrated inductor is presented in Section II.
Section III, summarizes the design methodology of the integrated inductor.
A comparison between the proposed inductor and the state-of-the-art solu-
tion, which uses a separate CIs for each of the phases and a three phase line
ﬁlter inductor L f , is also presented. Simulations and experimental results are
given in Section IV.
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2 Integrated Inductor
The magnetic structure, modeling and analysis of the proposed integrated in-
ductor for n number of parallel interleaved VSCs is presented in this section.
2.1 Magnetic Structure
The magnetic structure of the proposed three-phase integrated inductor for
n number of parallel VSCs is shown in Fig. H.2(a) (n = 4 in the illustration).
The simpliﬁed arrangement of the integrated inductor is also shown in Fig.
H.2(b). The magnetic core is composed of three identical magnetic structure
belonging to each of the phases of the three-phase system. Such magnetic
structure is referred to as a cell. Each cell contains n limbs, magnetically cou-
pled to each other using the yokes, as shown in Fig. H.2(a). Small inherent
air gap exists when the limbs and the yokes are arranged together to form the
cell structure. Therefore an intentional air gap is avoided (which otherwise
may be needed to avoid saturation) to achieve high circulating current ﬁlter
inductance Lc. Each limb carries a coil having N turns and all the coils are
wound in the same direction. For a three phase system, three such cell are
used, as shown in Fig. H.2(a). The cells of all the three phases are magneti-
cally coupled using the top and bottom bridge yokes. The necessary air gaps
are inserted between the cells and the bridge yokes. The magnetic structure
shown in Fig. H.2(a) has six ventilation channels that can be used for guiding
the air ﬂow from bottom to top for better cooling.
The start terminal of the coils of a cell belonging to phase x is connected
to the output terminal of the respective VSC leg xk of the corresponding
phase and the end terminal is connected to a common connection point of
that phase xc, as shown in Fig. H.2(b). The magnetic structure, as shown in
Fig. H.2(a), is asymmetrical for n > 2. However, symmetrical cells can be
realized using alternative cell structures, as shown in Fig. H.3. In the interest
of brevity, the analysis is presented for the symmetrical cell structure.
2.2 System Description
−→
V S =
[
Va1o Va2o · · · Vano Vb1o Vb2o · · · Vbno Vc1o Vc2o · · · Vcno
]T (H.3)
−→
I =
[
Ia1 Ia2 · · · Ian Ib1 Ib2 · · · Ibn Ic1 Ic2 · · · Icn
]T (H.4)
−→
V =
[
Vaco Vaco · · · Vaco Vbco Vbco · · · Vbco Vcco Vcco · · · Vcco
]T (H.5)
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(a) (b)
Fig. H.3: Symmetrical magnetic cell structures for different number of parallel connected VSCs.
(a) Three VSC case, (b) Four VSC case.
L =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
La1a1 La1a2 · · · La1an La1b1 La1b2 · · · La1bn La1c1 La1c2 · · · La1cn
La2a1 La2a2 · · · La2an La2b1 La2b2 · · · La2bn La2c1 La2c2 · · · La2cn
...
...
...
...
...
...
...
...
...
Lana1 Lana2 · · · Lanan Lanb1 Lanb2 · · · Lanbn Lanc1 Lanc2 · · · Lancn
−−− −−− −−− −−− −−− −−− −−− −−− −−−
Lb1a1 Lb1a2 · · · Lb1an Lb1b1 Lb1b2 · · · Lb1bn Lb1c1 Lb1c2 · · · Lb1cn
Lb2a1 Lb2a2 · · · Lb2an Lb2b1 Lb2b2 · · · Lb2bn Lb2c1 Lb2c2 · · · Lb2cn
...
...
...
...
...
...
...
...
...
Lbna1 Lbna2 · · · Lbnan Lbnb1 Lbnb2 · · · Lbnbn Lbnc1 Lbnc2 · · · Lbncn
−−− −−− −−− −−− −−− −−− −−− −−− −−−
Lc1a1 Lc1a2 · · · Lc1an Lc1b1 Lc1b2 · · · Lc1bn Lc1c1 Lc1c2 · · · Lc1cn
Lc2a1 Lc2a2 · · · Lc2an Lc2b1 Lc2b2 · · · Lc2bn Lc2c1 Lc2c2 · · · Lc2cn
...
...
...
...
...
...
...
...
...
Lcna1 Lcna2 · · · Lcnan Lcnb1 Lcnb2 · · · Lcnbn Lcnc1 Lcnc2 · · · Lcncn
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(H.6)
Referring to Fig. H.2(b) and by neglecting the resistance of the coils, the
switched output voltages (with respect to the ﬁctitious mid-point of the dc-
link o) are given as
VS = L
d
dt
I + V (H.7)
where the corresponding current and voltage vectors and the inductance ma-
trix L are given in (H.3), (K.20), (H.5), and (H.6) at the top of the next page.
Let the average of the switched output voltages of phase x be Vxvo and it
is represented as
Vxvo =
1
n
n
∑
k=1
Vxko; where 1 < k ≤ n (H.8)
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The resultant line current of a particular phase is the sum of all leg currents
of that phase and it is given as
Ix =
n
∑
k=1
Ixk ; where 1 ≤ k ≤ n (H.9)
For the parallel interleaved VSCs, the leg current Ixk can be split into two
components:
1. The component contributing to the resultant line current Ixk ,l
2. The circulating current Ixk ,c
and it can be represented as
Ixk = Ixk ,l + Ixk ,c (H.10)
The circulating current components Ixk ,c do not contribute to the resultant
line current. Therefore, (H.9) can be re-written as
Ix =
n
∑
k=1
Ixk ,l ; where 1 ≤ k ≤ n (H.11)
Assuming an equal line current sharing between the parallel VSCs, the com-
mon component of the leg current is obtained as
Ixk ,l =
Ix
n
(H.12)
Once the current quantities are deﬁned, the qualitative analysis of the mag-
netic couplings is presented by performing the ﬁnite element analysis and
the inductances values of the matrix L are obtained by solving the reluctance
network, which is discussed in following sub sections.
2.3 Finite Element Analysis
Due to the Pulse Width Modulation (PWM), the switched output voltage Vxko
has undesirable harmonic frequency components in addition to the required
fundamental frequency component. When the carrier signals are interleaved,
some of the harmonic frequency components of the switched output voltages
of the parallel interleaved legs are phase shifted with respect to each other,
whereas the rest of the harmonic frequency components are in-phase [23, 24].
The effects of these two distinct voltage components on the ﬂux density dis-
tribution in the integrated inductor is evaluated by performing ﬁnite element
analysis of an integrated inductor for the three parallel interleaved VSCs. The
magnetic structure of the integrated inductor is shown in Fig. H.4.
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Fig. H.4: Magnetic core geometry of the integrated inductor for the three parallel interleaved
voltage source converters. The cross section area of the limb Ac,l = A × B × Ks. The cross
section area of the bridge leg Ac,bl = F× G× Ks. The air gap area Ag = B× F.
2.3.1 Effect of the In-phase Harmonic Frequency Components
All three coils of the phase a are excited by equal and in-phase fundamental
frequency currents. The ﬂux density vector distribution in this case is shown
in Fig. H.5, where the ﬂux direction is indicated by the arrows. The ﬂux
density distribution in all three limbs of the cell is almost symmetrical and
the ﬂux linkage between the coils of the same phase is zero, as shown in
Fig. H.5(a). The ﬂux due to the ﬂow of the in-phase current in the kth coil
of phase a, couples with the kth coils of the phase b and the phase c. For
example, the induced ﬂux due to the fundamental frequency component of
Ia1 only links with coil b1 and coil c1 and completes its path through two air
gaps and the corresponding top and bottom bridge yokes, as shown in Fig.
H.5(b). Therefore, the magnetic coupling coefﬁcient between the kth coil of
one of the phase and the jth coil of the other phase (where k = j) can be
considered to be zero.
2.3.2 Effect of the Phase Shifted Harmonic Frequency Components
Assuming symmetrical VSC legs, the magnitude of the harmonic frequency
components in the switched output voltages of each of the interleaved legs
is considered to be equal. If the interleaving angle σ between the successive
carrier signals is taken to be the same σ = 2π/n (symmetrical interleav-
ing), then the effect of the phase shifted harmonic components is canceled
in the resultant voltage [23, 24]. Therefore, the phase shifted harmonic fre-
quency components only appears across the corresponding coils and does
not inﬂuence the resultant output. The ﬂux density vector distribution, when
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(a) (b)
Fig. H.5: Flux density vector distribution when the equal and in-phase fundamental frequency
component of the current ﬂows through the all three coils of phase A. (a) Cross-sectional view
(front), (b) Cross-sectional view (side).
(a) (b)
Fig. H.6: Flux density vector distribution when the equal and symmetrically phase-shifted
switching frequency component of the voltage applied across the all three coils of phase A.
(a) Cross-sectional view (front), (b) Cross-sectional view (side).
the switching frequency component with equal magnitude and symmetrical
phase shift is applied across the coils of phase a, is shown in Fig. H.6. The
induced ﬂux is mainly conﬁned to the cell. For example, the induced ﬂux
due to the phase shifted component of the voltage across coil a1 links with
coil a2 and coil a3 and does not link with the coils of phase b and phase c.
Similar argument applies to the phase b and the phase c.
Neglecting the leakage, the ﬂux that links with each of the coils can be
divided into two distinct components:
1. The ﬂux component, which links with the corresponding coils of the
other two phases (referred to as the common ﬂux component φxk ,l).
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Fig. H.7: Equivalent electrical circuit of the parallel interleaved VSCs with the proposed inte-
grated inductor.
2. The ﬂux component, which links with the remaining coils of the cell be-
longing to the same phase ( referred to as a circulating ﬂux component
φxk ,c).
Considering symmetrical cell structure, the inductances can be represented
as
Lajbj = Lbjcj = Lcjaj = −Lm for all 1 ≤ j ≤ n (H.13)
Lajbk = Lbjck = Lcjak
∼= 0
for all 1 ≤ j ≤ n, 1 ≤ k ≤ n, and j = k
(H.14)
Lxjxk = −Lm1 for all 1 ≤ j ≤ n, 1 ≤ k ≤ n, and j = k (H.15)
The −ve sign is used to represent the Lm and Lm1 and the same convention
has been followed through out the paper. Neglecting the leakage ﬂux, the
self-inductance of each of the coils is given as
Lajaj = Lbjbj = Lcjcj = (n− 1)Lm1 + 2Lm
for all 1 ≤ j ≤ n
(H.16)
2.4 Equivalent Electrical Circuit
By substituting these inductance values in (H.6) and averaging the pole volt-
ages of each of the phase gives
⎡
⎣Vavo −VacoVbvo −Vbco
Vcvo −Vcco
⎤
⎦ = 1
n
⎡
⎣ 2Lm −Lm −Lm−Lm 2Lm −Lm
−Lm −Lm 2Lm
⎤
⎦ d
dt
⎡
⎣IaIb
Ic
⎤
⎦ (H.17)
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Fig. H.8: Simpliﬁed reluctance model of the three-phase inductor with symmetrical cells.
For the three-phase three-wire system, Ia + Ib + Ic = 0 and the inductance
offered to the resultant line current is given as
L f =
Vxvo −Vxco
dIx/dt
=
3
n
Lm (H.18)
The behavior of the circulating current can be described by subtracting the
averaged pole voltage from the pole voltages of the corresponding phases
and further simpliﬁcation of those equations give
VSx = Lc
d
dt
Ix,c +Vxvo (H.19)
where
VSx =
[
Vx1o Vx2o . . . Vxno
]T (H.20)
Ix,c =
[
Ix1,c Ix2,c . . . Ixn ,c
]T (H.21)
Lc =
⎡
⎢⎢⎢⎣
(n− 1)Lm1 −Lm1 · · · −Lm1
−Lm1 (n− 1)Lm1 · · · −Lm1
...
...
...
...
−Lm1 −Lm1 · · · (n− 1)Lm1
⎤
⎥⎥⎥⎦ (H.22)
Using (H.18) and (H.19), the electrical equivalent circuit is obtained and it
is shown in Fig. H.7. Here xv is the virtual common point and the potential
of this point with respect to the mid-point of the dc-link is the averaged pole
voltage Vxvo. The potential difference of Vxvo − Vxco appears across the line
ﬁlter inductor L f , as shown in Fig. H.7.
2.5 Reluctance Network
The relationship between the inductance values and the physical parameters
of the integrated inductor is obtained by solving the reluctance network and
294
2. Integrated Inductor
presented in this sub section.
The simpliﬁed reluctance model of the three-phase integrated inductor
with the symmetrical cells is shown in Fig. H.8. The reluctance of each of the
leg is 	 and it is given as
	 = 	l +	y (H.23)
The equivalent reluctance of the air gaps (	g) and the bridge yoke (	by) is
represented by 	1 and can be written as
	1 = 2n (	g +	by) (H.24)
The reluctance of the air gaps is generally large compared to the reluctance
of the bridge yoke. Therefore, 	1 can be approximated to be 2n	g. By solving
the reluctance network, the ﬂux linking with each of the coils is given as
λxk (t) =
∫ (
Vxko −Vxco
)
dt
=
N2
	+ n	1
Ix(t)
n
+
N2
	 Ixk ,c(t)
(H.25)
Averaging the ﬂux linkages of each of the phase group gives
λx(t) =
1
n
n
∑
k=1
λxk =
∫ (
Vxvo −Vxco
)
dt
=
N2
	+ n	1
Ix(t)
n
+
N2
	
1
n
n
∑
k=1
Ixk ,c(t)
(H.26)
As per the deﬁnition of the circulating current
n
∑
k=1
Ixk ,c = 0 (H.27)
Using (H.18), (I.39), and (H.26), the inductance offered to the resultant line
current is given as
L f =
N2
n(	+ n	1) (H.28)
since, n	1 >> 	, the line inductance can be given as
L f ≈ N
2
n2	1 =
N2
2n	g =
μ0N2Ag
2nlg
(H.29)
As it is evident from (H.29), the line inductance value mainly depends on the
geometry of the air gap.
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The values of the circulating current inductance can be obtained by sub-
tracting (H.26) from (I.39) as
∫ (
Vxko −Vxvo
)
dt =
(n− 1)
n
N2
	 Ixk ,c(t)
− 1
n
N2
	
(
n
∑
j=1
j =k
Ixj ,c(t)
)
(H.30)
Using (H.19) and (H.30), the expression for Lm1 is obtained as
Lm1 =
1
n
N2
	 =
1
n
N2
	l +	y (H.31)
It is evident that Lm1 is independent of the air gap geometry and depends
only on the reluctances of the limb and yokes (and the reluctance of the in-
herent air gaps). The value of the Lm1 and therefore the inductance offered to
the circulating current can be increased by using high permeability magnetic
material for the cells.
3 Design and Volumetric Comparison
The design methodology of the integrated inductor for grid-connected unity
power factor application is presented in this section and the results are com-
pared with the state-of-the-art solution of using three separate CIs and one
three-phase line ﬁlter inductor. Design equations for three parallel inter-
leaved VSCs are presented for the core geometry shown in Fig. H.4. How-
ever, the design methodology presented in this paper is applicable to any
number of parallel interleaved VSCs.
3.1 Pulse Width Modulation Scheme
The ﬂux in the core is strongly inﬂuenced by the PWM scheme used [25].
The use of the center aligned Space Vector Modulation (SVM) is considered
in this paper. Each of the VSCs cycles through four switch states in each
switching cycle. Based on the position of the reference space vector (
−→
V re f ),
two adjacent active voltage vectors and both of the zero voltage vectors are
applied to synthesize
−→
V re f . The carrier signals of the parallel VSCs are phase
shifted with respect to each other by an interleaving angle σ = 120◦.
3.2 Maximum Flux Values
The ﬂux waveforms in various parts of the integrated inductor are shown in
Fig. H.9. The ﬂux components can be classiﬁed into three categories:
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(a) (b) (c)
(d) (e) (f)
Fig. H.9: Flux waveforms. (a) Fundamental component of the common ﬂux φxk , f , (b) Ripple
component of the common ﬂux φxk ,r , (c) Circulating ﬂux component φxk ,c, (d) Flux in the limbs
φxk (t) =
(
φxk , f (t) + φxk ,r(t) + φxk ,c(t)
)
, (e) Flux in the bridge legs φxk ,l(t) =
(
φxk , f (t) + φxk ,r(t)
)
,
(f) Flux in the yokes φxk ,c.
1. Fundamental ﬂux component φxk , f .
2. Ripple component of the ﬂux φxk ,r with predominant harmonic fre-
quency component of 3× fc.
3. Circulating ﬂux component φxk ,c with predominant harmonic frequency
component of fc and 2× fc.
The ﬂux in each limb is the vector addition of the φxk ,l and φxk ,c, whereas the
bridge yokes only experiences the ﬂux of φxk ,l . For the proper design of an
integrated inductor, maximum value of these ﬂux components are required
and derived hereafter.
3.2.1 Common Flux Component
The common ﬂux component can be obtained from (I.39) and it is given as
φxk ,l(t) ≈
μ0NAg
2nlg
Ix(t) (H.32)
The resultant line current Ix is a combination of a fundamental frequency
component Ix, f and a ripple component ΔIx. Therefore, (H.32) can be re-
written as
φxk ,l(t) =
μ0NAg
2nlg
(
Ix,p cos(ψ − θ) + ΔIx(t)
)
(H.33)
The maximum value of ΔIx depends on the pulse-width modulation scheme,
the modulation index M, the dc-link voltage Vdc, the switching frequency
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Fig. H.10: Space vector modulation: Switched output voltage of phase a of each of the individual
VSCs and the voltage across coil a1 when the carriers are interleaved by an interleaving angle of
120◦. The modulation index M =
√
3/2 and a space vector angle ψ = 20◦.
fc [25], and the line ﬁlter inductor L f . Considering the balanced three-phase
system, the design equations for only phase a are derived. For the unity
power factor applications, the fundamental component of the resultant line
current is maximum for full load condition at ψ = 0◦. The ripple component
of the line current for M > 49 at ψ = 0
◦ is given as
ΔIa,p |ψ=0◦= Vdc3L f fc
(5M
8
− 9M
2
32
− 1
3
)
(H.34)
where the modulation index M is deﬁned as
M =
2
√
2Vxg
Vdc
(H.35)
The worst case value of the common ﬂux component φak ,lmax is
φak ,lmax =
μ0NAg
2nlg
(
Ix,pmax + ΔIx,p |ψ=0◦
)
=
√
2L f P
3NVph
+
Vdc
3N fc
(5M
8
− 9M
2
32
− 1
3
) (H.36)
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3.2.2 Circulating Flux Component
Using (H.30), the circulating ﬂux component in each limb φxk ,c is given as
φxk ,c(t) =
1
N
(n− 1
n
∫
Vxko dt−
1
n
n
∑
j=1
j =k
∫
Vxjo dt
)
(H.37)
For n = 3, the ﬂux linkage of coil a1 due to the circulating ﬂux component is
given as
Nφa1,c(t) =
2
3
∫
Va1o dt−
1
3
∫
(Va2o +Va3o) dt (H.38)
The switching sequences and the switched output voltages of the phase a
of all three VSCs are shown in Fig. H.10. T1, T2, T0 and T7 are the dwell
times of the voltage vectors
−→
V 1,
−→
V 2,
−→
V 0, and
−→
V 7, respectively. The ﬂux
linkage due to the circulating ﬂux component in a given switching cycle is
shown in Fig. H.10 for the modulation index M =
√
3/2 and the space
vector angle ψ = 20◦. The peak value of the ﬂux linkage is different in each
switching cycle due to the change in the dwell times of the voltage vectors, as
shown in Fig. H.11. The ﬂux linkage due to the circulating ﬂux component
is independent of the load and depends only on the modulation scheme, the
dc-link voltage, and the switching frequency. The maximum value of the
peak ﬂux linkage occurs at the ψ = 90◦, 270◦ (refer Appendix) and it is given
as
Nφak ,cmax =
Vdc
9 fc
(H.39)
Let the common-mode ﬂux be
0 50 100 150
−0.1
0
0.1
Reference space vector angle ψ (degrees)
N
φ
a 1
,c
(p
u)
Fig. H.11: Flux linkage due to the circulating ﬂux component in a half fundamental frequency
cycle for m =
√
3/2. The ﬂux linkage is normalized with respect to VdcTs.
φCM1 =
φa1 + φb1 + φc1
3
(H.40)
After some mathematical manipulation, this can be represented as
φCM1 =
φa1,c + φb1,c + φc1,c
3
(H.41)
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From (H.41), it is clear that the common-mode ﬂux component φCM1 of VSC1
is composed of the circulating ﬂux component of all the phases of that VSC.
As the low reluctance path for the circulating ﬂux component of each of the
phase exists in the proposed structure, high value of the inductance for the
common-mode circulating current is also achieved.
3.2.3 Maximum Flux in Various Parts of the Integrated Inductor
For the unity power factor applications considered in this paper, the resultant
ﬂux component φak ,l reaches the maximum value at ψ = 0
◦, whereas φak ,c at-
tains maximum value at ψ = 90◦. The total ﬂux in the limbs of the integrated
inductor is a vector sum of the φak ,l and the φak ,c. Therefore, the maximum
value of the ﬂux in the limbs is given as
φakmax = max
(
φak |ψ=0◦ , φak |ψ=90◦
)
(H.42)
The circulating ﬂux component at ψ = 0◦ is given as (refer Appendix)
φak ,c |ψ=0◦=
{ Vdc
9N fc
, 0  M < 49
(4−3M)Vdc
24N fc
, 49  M < 2√3
(H.43)
In most grid connected applications, the modulation index varies in a small
range around 1. Once the range of the modulation index is deﬁned, the
maximum value of φak ,c |ψ=0◦ can be obtained using (H.43). The ﬂux in the
limb at ψ = 0◦ can be obtained using (H.36) and (H.43) and it is given as
φak |ψ=0◦= φak ,lmax + φak ,c |ψ=0◦ (H.44)
Similarly, the ﬂux in the limb at ψ = 90◦ is given as
φak |ψ=90◦= φak ,cmax + φak ,l |ψ=90◦ (H.45)
The value of the common component of the ﬂux at ψ = 90◦ is
φak ,l |ψ=90◦=
Vdc
18N fc
(2
3
−
√
3M
4
)
(H.46)
Using (H.39), (H.45), and (H.46), the ﬂux in the limb at ψ = 90◦ is given as
φak |ψ=90◦=
Vdc
18N fc
(8
3
−
√
3M
4
)
(H.47)
Values of the φak |ψ=0◦ and φak |ψ=90◦ are calculated using (H.44) and (H.47),
respectively. From these values, φakmax can be obtained using (H.42). The
common ﬂux component completes its path through the bridge yokes and
corresponding legs of the other two phases. Therefore, the maximum value
of the ﬂux component in the bridge yokes is φak ,lmax and can be obtained by
using (H.36).
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3.3 Design Methodology
The steps toward the design of the integrated inductor are described in this
sub section.
3.3.1 Calculation of the Line Filter Inductance L f
The required value of the line ﬁlter inductance L f can be calculated based on
the permissible value of the ripple component of the resultant line current
and it is given as
L f =
Vdc
18ΔIx,pmax fc
(2
3
−
√
3M
4
)
(H.48)
Let α be the ratio of the maximum current ripple to the peak value of the
fundamental frequency component of the current and it can be written as
α =
ΔIx,pmax
Ix,p
(H.49)
Substituting (H.35) and (H.49) in (H.48), the inductance value at rated grid
voltage can be obtained as
L f =
Vdc
18αIx,p fc
(2
3
− 2
√
6Vph
4Vdc
)
(H.50)
3.3.2 Area Product Requirement
The product of the cross section area of the limb Ac,l and the window area
Aw is referred to as an area product in this paper and it is used for the design
of the integrated inductor.
The ripple component in the common ﬂux component is very small com-
pared to the ripple of the circulating ﬂux component and its effect in the total
ﬂux can be neglected. In this case, the magnetic ﬂux density in the limb at
ψ = 0◦ and ψ = 90◦ can be obtained from (H.44) and (H.47), respectively.
The values of the ﬂux densities are
Bak |ψ=0◦=
2Vdc(2+9α)−3
√
6Vph(1+3
√
3α)
108NαAc,l fc
(H.51a)
Bak |ψ=90◦=
16Vdc−3
√
6Vph
108NAc,l fc
(H.51b)
The values of the Bak |ψ=0◦ and Bak |ψ=90◦ should be less than the maximum
allowable value of the ﬂux density Bm,c. Each window in the integrated in-
ductor receives two coils with the same number of turns. The circulating
current is suppressed effectively and its contribution in the rms value of the
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total current can be neglected. In this case, the number of turns can be ex-
pressed as
N =
3KwAwJ
2Ix
(H.52)
Using (H.51) and (K.54), the area product requirements to ensure that the
maximum value of the ﬂux density remains within the maximum allowable
value Bm,c. These values can be expressed as
(Ac,l Aw) |ψ=0◦=
Ix
[
2Vdc(2+9α)−3
√
6Vph(1+3
√
3α)
]
162αBm,cKw J fc
(H.53a)
(Ac,l Aw) |ψ=90◦= Ix [16Vdc−3
√
6Vph ]
162Bm,cKw J fc
(H.53b)
The area product requirement is given as
Ac,l Aw = max
(
(Ac,l Aw) |ψ=0◦ , (Ac,l Aw) |ψ=90◦
)
(H.54)
3.3.3 Core Selection for the Cell and Number of turns
Based on the computed value of the area product Ac,l Aw, the suitable core
should be selected. Once the cross section area of the limb Ac,l is know, the
number of turns can be obtained from (H.51) and it can be given as
N =
2Vdc(2+ 9α)− 3
√
6Vph(1+ 3
√
3α)
108Bm,cαAc,l fc
for Bak |ψ=0◦> Bak |ψ=90◦
(H.55)
or
N =
16Vdc − 3
√
6Vph
108Bm,cAc,l fc
for Bak |ψ=90◦> Bak |ψ=0◦
(H.56)
3.3.4 Core Selection for the Bridge Legs
The cross section area of the bridge leg is obtained from the (H.36) and it can
be given as
Ac,bl =
φak ,lmax
Bm,bl
(H.57)
3.3.5 Air Gap Geometry
The geometry of the air gap is obtained form (H.29) as
Ag
lg
=
6L f
μ0N2
(H.58)
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Table H.1: System Speciﬁcations
Parameters Values
No. of parallel VSCs n 3
Power P 15 kW
Switching frequency fs 1.65 kHz
AC voltage (line-to-line) 400 V
DC-link voltage Vdc 650 V
Line ﬁlter inductor L f 0.85 mH
Table H.2: Constants used for the design of the integrated inductor
Constants α Bm,c Bm,bl J Kw Ks
Values 0.2 0.9 T 1 T 2 A/mm2 0.5 0.89
Table H.3: Parameters of the designed inductor. All dimensions are in mm. Unit of the area is
mm2. See Fig. H.4 for deﬁnitions.
Parameters A,C, F B D E G H lg Acu
Values 30 25 135 120 12 105 1.2 3.3
The air gap area Ag depends on the dimensions of the cell and the bridge
legs, as shown in Fig. H.4. Once Ag is known, the value of lg can be obtained
using (H.58). In case of the requirement of the large air gap, several discrete
air gaps can be realized using the core blocks that can be placed between the
cells and the bridge yokes.
3.4 Design Example
An integrated inductor is designed for the three parallel interleaved VSCs.
The system speciﬁcations are given in Table H.1. A laminated steel with 0.35
mm lamination thickness is used for the bridge yokes, whereas the cells are
made up of amorphous metal alloy. Each of the coils has 81 number of turns
(N = 81). Various constants, that are used in the design, are speciﬁed in
Table H.2. The geometrical parameters of the designed integrated inductor,
deﬁned in Fig. H.4, are listed in Table H.3. The cell structure is realized using
the rectangular blocks of the amorphous alloy and six inherent air gap exists
in the cell structure. This would inﬂuence the value of the circulating current
inductance Lc. For the brevity, the analysis presented in section II assumes
symmetrical cell structure, whereas the cell structure is asymmetrical in the
realized integrated inductor. The circulating current inductance Lc of the
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realized inductor is calculated using the ﬁnite element analysis and it is found
to be
Lc =
⎡
⎣ 11.48 −5.97 −5.03−5.97 12.32 −5.92
−5.03 −5.92 11.48
⎤
⎦mH (H.59)
The inherent air gap is taken to be 0.15 mm for this ﬁnite element analysis.
3.5 Volumetric Comparison
The advantages offered by the proposed integrated inductor is demonstrated
by comparing it with the system with three separate CIs and a three phase
line ﬁlter inductor L f . Such system is shown in Fig. H.1. Separate CI is used
for each of the phases. For n = 3, three limb magnetic structure is required.
Similarly, three limb magnetic structure is used for the line ﬁlter inductor.
The area product approach is used to design these components as well. The
maximum value of the ﬂux density Bm and the current density J are assumed
to be the same in both the cases.
3.5.1 Three Limb Coupled Inductor
Using (H.39) and (H.56), the area product of the CI is obtained as
(Ac,CI Aw,CI ) =
2IxVdc
27Bm,cKw J fc
(H.60)
For the integrated inductor, where (Ac,l Aw) |ψ=0◦< (Ac,l Aw) |ψ=90◦ , the ratio
of the area product of the integrated inductor to the area product of the CI
can be obtained from (H.53) and (H.60) and it can be written as
(Ac,l Aw) |ψ=90◦
(Ac,CI Aw,CI )
= 1+
4− 3√6VphVdc
12
(H.61)
For the system parameters speciﬁed in Table H.1, the area product of the inte-
grated inductor is 11.6% higher than that of the CI. However, the state-of-the-
art solution requires line ﬁlter inductor L f and the area product requirement
of the L f is discussed in the subsequent text.
3.5.2 Three Phase Line Filter Inductor L f
The area product of the three phase line ﬁlter inductor L f is given as
(Ac,L f Aw,L f ) =
Ix(4Vdc − 3
√
6Vph)
54Bm,blαKwJ fc
(H.62)
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Fig. H.12: Dimensions of the magnetic cores in millimeter. (a) Coupled inductor, (b) Line ﬁlter
inductor.
Table H.4: Coil parameters of the CI and L f
Parameters CI L f
No. of turns N 78 27
Required copper area Acu 3.3 mm2 10.52 mm2
Table H.5: Volume comparison of integrated inductor with a combination of three CIs and L f
Volume ( in ltr. ) Integrated inductor Three CIs + L f % Change
Copper 0.322 0.44 73%
Amorphous alloys 1.046 0.947 110%
Laminated steel 0.226 0.470 48%
Total 1.594 1.857 85%
Both the CI and three phase line ﬁlter inductor are designed using the
area product approach. The dimensions of the magnetic cores are shown in
Fig. H.12. The number of turns and the cross section area of the coil for both
the CI and the three phase inductor L f are given in Table H.4.
The volume of the different materials in case of both the solutions
are calculated and the results are presented in Table I.5. For the system pa-
rameters considered in this paper, the use of integrated inductor results in a
volume reduction of the copper by 27% and a volume reduction of the lami-
nated steel by 52%. However, the volume of the amorphous alloys increases
by 10%. The total volume the integrated inductor is 15% less than that of the
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Fig. H.13: Flux density waveforms in various parts of the integrated inductor. (a) Flux density
in the limb, (b) Flux density in the bridge leg, (c) Flux density in the yoke.
state-of-the-art solution.
4 Simulations and Experimental Results
4.1 Simulation Study
Time domain simulations have been carried out using the PLECS for the sys-
tem parameters speciﬁed in Table H.1 and Table H.3. The ﬂux density wave-
forms in various parts of the integrated inductor are shown in Fig. H.13.
The ﬂux in the limb of the integrated inductor is ensemble of the of the fun-
damental frequency ﬂux component, the circulating ﬂux component (with
dominant frequency components at fc and 2 × fc), and the ripple compo-
nent of the common ﬂux (with dominant frequency component at 3 × fc),
as shown in Fig. H.13(a). Out of these, the common ﬂux components ﬂow
through the bridge yokes, as shown in Fig. J.16, whereas the circulating ﬂux
component is mainly conﬁned in the cell and ﬂows through the yokes, as
shown in Fig. H.13(c). The peak values of the ﬂux density in various parts
of the integrated inductor matches with the analysis presented in this paper.
The simulated current waveforms are shown in Fig. H.14. The integrated
inductor suppresses the circulating current and offers the desired inductance
to the resultant line current as shown in Fig. H.14(b) and Fig. H.14(c), re-
spectively.
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Fig. H.14: Current waveforms of phase a. (a) Leg current of VSC1, (b) Circulating current of
VSC1, (c) Resultant line current.
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Fig. H.15: Photograph of the implemented integrated inductor.
4.2 Hardware Results
The integrated inductor was designed and built for the system speciﬁed in
Table H.1 and the photograph of the implemented inductor is shown in Fig.
I.12. The parameters of the integrated inductor are given in Table H.3. The
cells were made from amorphous alloys, whereas laminated steel was used
for the bridge legs. The coils are wound using the AWG 12 copper wire. The
dc side of the three parallel VSCs were connected to the common dc sup-
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Ia (25 A/div.)
Ia1 (10 A/div.)
Ia2 (10 A/div.)
Ia3 (10 A/div.)
(a)
Ib (25 A/div.)
Ic1 (10 A/div.)
Ia1 (10 A/div.)
Ib1 (10 A/div.)
(b)
Fig. H.16: Experimental waveforms. (a) Ch1: phase a current of VSC1 Ia1 , Ch2: phase a current
of VSC2 Ia2 , Ch3: phase a current of VSC3 Ia3 , Ch4: Resultant line current of phase a Ia, (b) Ch1:
phase a current of VSC1 Ia1 , Ch2: phase b current of VSC1 Ib1 , Ch3: phase c current of VSC3 Ic1 ,
Ch4: Resultant line current of phase b Ib.
ply of 650 V. The control was implemented using the TMS320F28346 ﬂoating
point digital signal processor. The carrier signals of the three VSCs were in-
terleaved by 120◦ and the line currents are sampled and the control loop is
executed on every top and bottom update of each of the carrier signals.
The VSCs were operated to inject rated line current. The phase a cur-
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3× Ia1c (10 A/div.)
3× Ia2c (10 A/div.)
3× Ia3c (10 A/div.)
Ia (20 A/div.)
Fig. H.17: Experimental waveforms of the scaled circulating currents of phase a. The captured
circulating current waveforms are 3× Iakc . (a) Ch1: Scaled version of the circulating current of
VSC1 (3 × Ia1c ), Ch2: Scaled version of the circulating current of VSC2 (3 × Ia1c ), Ch3: Scaled
version of the circulating current of VSC3 (3× Ia1c ), Ch4: Resultant line current of phase a Ia.
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Fig. H.18: Harmonic spectra of the resultant line current Ia. Total harmonic distortion of the Ia
is 4.85%.
rents of all the VSCs along with the resultant line current are shown in Fig.
H.16(a). The integrated inductor offers desired line ﬁltering to the resultant
current, which is evident from Fig. H.16(a). The current waveforms of all
three phases of the VSC1 are also shown in Fig. H.16(b). The circulating
current component is deﬁned as the Iakc = Iak − (Ia/3). As it is difﬁcult to
measure these quantities, the scaled version is measured, which is three times
more than the actual circulating current and it is measured by passing three
turns of the conductor carrying Iak and one turn of the conductor carrying
current Ia through the current probe. The difference of these two currents is
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obtained by arranging these conductors in such a manner that the current in
them ﬂows in opposite direction to each other. The scaled version of the cir-
culating current components of each of the VSCs (3× Iakc ) are shown in Fig.
H.17, which demonstrates that the integrated inductor effectively suppresses
the circulating current. Peak value of the circulating current is restricted to
20% of the amplitude of the fundamental component of the rated value of
the individual VSC current.
The harmonic spectra of the resultant line current Ia is shown in Fig.
H.18. The major harmonic component appears at the 3× fc and the magni-
tude of the harmonic components in the resultant line current is signiﬁcantly
small due to the inductance L f offered by the integrated inductor. The to-
tal harmonic distortion of the Ia is measured to be 4.85 %, which proves the
effectiveness of the integrated inductor.
5 Conclusion
An integrated inductor for parallel interleaved VSCs is presented in this pa-
per. The proposed inductor integrates the functionality of three CIs and a
three phase line ﬁlter inductor. The detailed analysis of the ﬂux density
distribution in various parts of the integrated inductor is presented and the
analysis has been veriﬁed by the ﬁnite element analysis and the time domain
simulations. The design methodology has been illustrated and the integrated
inductor for the three parallel interleaved VSCs has been designed. The ad-
vantage offered by the integrated inductor in terms of the size reduction
is demonstrated by comparing the volume of the integrated inductor with
the state-of-the-art solution of using three CIs and the three phase line ﬁlter
inductor. For the system considered in this paper, the total volume of the ma-
terial is reduced by 15% by using the integrated inductor. The performance
of the integrated inductor is also veriﬁed by carrying out the experimental
measurements.
A Appendix
A.1 Derivation of Circulating Flux Component
For n = 3, the ﬂux linkage of coil a1 due to the circulating ﬂux component is
given by (H.38). The switched output voltages of phase a of individual VSCs
(after multiplying the appropriate coefﬁcients given in (H.38)) at the ψ = 90◦
are shown in Fig. H.19. The voltage that is responsible for the circulating ﬂux
component that links with the coil a1 ( 23Va1o − 13Va2o − 13Va3o) is also shown.
The time integral of this voltage gives the ﬂux linkage and it is shown by the
dashed line in Fig. H.19. The ﬂux linkage achieves maximum value at time
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Fig. H.19: Switching sequences of all three VSCs and their pole voltages for the interleaving angle
of 120◦ and space vector angle of psi = 90◦. The voltage that is responsible for the circulating
ﬂux component that links with the coil a1 (Va1,d = 23Va1o − 13Va2o − 13Va3o) is also shown. The
numbers represent the time during which the corresponding voltage vectors are applied.
t = Ts/4. In this interval, the ﬂux linkage can be described by the Piece-Wise
Linear Equations (PWLE) and it is given as
Nφa1,c(t) |ψ=90◦= Nφa1,c(t0)−
2
3
Vdct ; 0 ≤ t < ta
= Nφa1,c(ta)−
1
3
Vdc(t− ta) ; ta ≤ t < Ts4
(H.63)
where ta = T72 +
T2
2 − Ts6 and T2 and T7 are the dwell time of the voltage
vectors
−→
V 2 and
−→
V 7, respectively. For the space vector angle ψ = 0◦, T72 +
T2
2 =
Ts
4 . Therefore, ta =
Ts
12 . Substituting this value of ta in (H.63) yields
Nφa1,c(ta) |ψ=90◦ = −
VdcTs
18
Nφa1,c(
Ts
4
) |ψ=90◦ = −VdcTs9
(H.64)
Since the Nφa1,c(t) is maximum at t = Ts/4 for ψ = 0
◦, the maximum value
of the peak ﬂux linkage is given as
Nφak ,cmax =
Vdc
9 fc
(H.65)
Similarly, the voltage that is responsible for the circulating ﬂux component
that links with the coil a1 ( 23Va1o − 13Va2o − 13Va3o) for voltage space vector
angle ψ = 0◦ can be obtained. However, this voltage waveforms are different
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Fig. H.20: voltage that is responsible for the circulating ﬂux component that links with the coil
a1 (Va1,d = 23Va1o − 13Va2o − 13Va3o) at voltage space vector angle ψ = 0◦. Tz is the dwell time of
the zero voltage vector. (a) T1 > Ts/3, (b) T1 < Ts/3.
for the T1 < Ts/3 (0  M < 49 ) and for the T1 > Ts/3 (49  M < 2√3 ). The
voltage waveforms for both of these conditions are shown in Fig. H.20.
For the T1 > Ts/3 (49  M < 2√3 ), the ﬂux linkage is maximum at t = Tz/4
and its value is given as
Nφa1,c(
Tz
4
) |ψ=0◦= 16VdcTz (H.66)
where Tz is the dwell time of the zero voltage vector. For the space vector
angle ψ = 0◦, Tz = Ts − T1 and T1 = 34MTs. Substituting this values in (H.66),
yields
φa1,c |ψ=0◦=
(4− 3M)Vdc
24N fc
,
4
9
 M < 2√
3
(H.67)
For the T1 < Ts/3 (0  M < 49 ), the ﬂux linkage is maximum at t = Tz/4,
as shown in Fig. H.20(b). The ﬂux linkage can be described by the PWLE
and it is given as
Nφa1,c(t) |ψ=0◦= Nφa1,c(t0)−
2
3
Vdct ; 0 ≤ t < tb
= Nφa1,c(tb)−
1
3
Vdc(t− tb) ; tb ≤ t < Tz4
(H.68)
where tb is given as
tb = (
1
3
+
3M
4
)
Ts
4
(H.69)
and Tz is given as
Tz = (1− 3M4 )Ts (H.70)
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Fig. H.21: Active and zero vectors that are used to synthesize the reference voltage space vector
of one of the VSCs and corresponding error voltage vectors.
substituting the values of tb and Tz in (H.68) yields
Nφa1,c(tb) |ψ=0◦ = −(
1
3
+
3M
4
)
Vdc
6 fc
Nφa1,c(
Tz
4
) |ψ=0◦ = −Vdc9 fc , 0  M <
4
9
(H.71)
A.2 Derivation of Common Component of Flux
The VSC synthesize the reference voltage space vector using the discrete volt-
age vectors. Therefore at any given instant, an error between the applied volt-
age vector and the reference voltage vector exists. The error voltage vectors
for a given sampling instance for one of the VSCs are shown in Fig. H.21.
The time integral of the error voltage vectors gives the ﬂux linkage of the line
ﬁlter inductor. For the parallel interleaved VSCs, the ﬂux linkage due to the
ripple component of the common ﬂux is the average of the time integral of
the error voltage vectors of all three VSCs, as given in (H.26).
In the reference frame, rotating synchronously at the fundamental fre-
quency, the instantaneous error voltage vectors can be decomposed into d-axis
and the q-axis components and the decomposed error voltage vectors corre-
sponding the active and zero vectors are given as
−→
V err,1 =
2
3
Vdc
{
(cos ψ − 3
4
M)− j sin ψ}
−→
V err,2 =
2
3
Vdc{cos(60◦ − ψ)− 34M+ j sin(60
◦ − ψ)}
−→
V err,z = −12VdcM
(H.72)
where the real part represents the d-axis component of the error voltage vec-
tor and the q-axis component is represented by an imaginary part. The aver-
age of the time integration of the error voltage vectors gives the ripple compo-
nent of the common ﬂux linkage Δλd and Δλq. The fundamental component
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of the common ﬂux appears as a dc component in the frame, rotating syn-
chronously at the fundamental frequency. The dc components of both d-axis
and q-axis (λD, λQ) ﬂux are assumed to be constant during each sampling
interval. Therefore, the d-axis and q-axis ﬂux components in the rotating
reference frame can be represented as
λd = λD + Δλd and λq = λQ + Δλq (H.73)
For the unity power factor applications, the dc components of both d-axis and
q-axis ﬂuxes are given as
λD = λp and λQ = 0 (H.74)
where λp is the peak value of the fundamental frequency ﬂux component.
Considering the three-phase symmetry, the ﬂux linkage due to the common
component of ﬂux of phase a is only analyzes and it is given as
λa = λd cos ψ − λq sin ψ (H.75)
In order to obtain the common component of the ﬂux linkage with kth coil
at ψ = 90◦, it is sufﬁcient to only evaluate the q-axis ﬂux components. Eval-
uating the q-axis ﬂux components of individual VSCs and taking their aver-
age [11, 22] gives
Nφak ,l |ψ=90◦= Δλq,avg |ψ=90◦=
Vdc
18 fc
(2
3
−
√
3M
4
)
(H.76)
similarly, the ripple component of the common ﬂux component at ψ = 0◦
is obtained by evaluating only the d-axis ﬂux component of individual VSCs
and taking the average. For M > 4/9, it is given as
Δλd,avg |ψ=0◦= Vdc3 fc
(5M
8
− 9M
2
32
− 1
3
)
(H.77)
Using (H.77), the worst case value of the common ﬂux component φak ,lmax is
evaluated.
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Abstract
The Voltage Source Converters (VSCs) are often connected in parallel to realize a
high current rating. In such systems, the harmonic quality of the output voltage can
be improved by interleaving the carrier signals of the parallel VSCs. However, an ad-
ditional inductive ﬁlter is often required to suppress the circulating current that ﬂows
between the parallel interleaved VSCs. One of the ways to deal with the circulating
current problem is to use the coupled inductors in a whifﬂetree conﬁguration. This
paper proposes the integration of the line ﬁlter inductor and the circulating current
ﬁlter inductor in a single magnetic component for such systems. The fundamental
frequency component of the ﬂux is mostly conﬁned to the limbs around which the
coils are placed, whereas other parts of the magnetic structure only experiences high
frequency ﬂux excitation. As a result, the integrated inductor can be made smaller
and the power density of the overall converter system can be increased. The mag-
netic structure of the integrated inductor is analyzed and performance is veriﬁed by
simulation and experimental studies.
1 Introduction
In many high power applications, the two-level Voltage Source Converters
(VSCs) are normally connected in parallel to meet the high current require-
ment and often share the common dc-link, as shown in Fig. I.1. The Silicon
Insulated Gate Bipolar Transistors (IGBTs) are normally used in high power
applications and they suffer from excessive losses if the switching frequency
is increased beyond a few kHz. Due to the this limitation, large passive ﬁl-
ter components are generally employed to comply with the stringent power
quality requirements. This lead to the increased cost, size and losses. There-
fore the efforts are being made to reduce the size of these components. For
a given switching frequency, one of the ways to reduce the ﬁltering require-
ment is to employ a multi-level VSC.
For the parallel connected two-level VSCs, multi-level voltage waveforms
can be achieved by interleaving the carrier signals. As a result of the in-
terleaved carriers, some of the harmonic frequency components present in
the switched output voltage of the parallel interleaved legs are phase shifted
with respect to each other [1–7]. For the parallel connected VSCs, the output
voltage of a given phase is the average of the switched output voltages of all
parallel VSC legs of that phase. As a result of the averaging, the contribu-
tion of the phase shifted harmonic frequency components of the individual
switched output voltages is fully or partially canceled in the resultant volt-
age [8], which leads to the reduction in the value of the ﬁlter components [9].
When connected to a common dc-link, the circulating current ﬂows be-
tween the parallel VSCs due to the hardware and control asymmetries [10], as
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Circulating current
Fig. I.1: Parallel voltage source converters with a common dc-link and output ﬁlters.
shown in Fig. I.1, where four VSCs are connected in parallel and shares the
same dc-link. Five-level resultant voltage waveforms for each of the phases
can be achieved by interleaving the carrier signals of these four parallel VSCs.
However, the interleaving of the carrier signals further aggravates the already
existing problem of the circulating current [7]. This unwanted circulating cur-
rent increases the losses in both the semiconductor devices and in the pas-
sive components and it should be suppressed. An additional inductive ﬁlter
is often required for this purpose. One of the solutions is to use a Coupled
Inductor (CI). The CI can be designed to provide magnetic coupling between
the parallel interleaved legs of the corresponding phases [1, 11–16]. By choos-
ing a proper value of the magnetic coupling coefﬁcient, desired value of the
inductance can be offered to the circulating current component. In the case
of the four parallel VSCs, the CIs are often connected in a whifﬂetree conﬁg-
urations, as proposed in [1] and reproduced in Fig. I.2(b). Such arrangement
requires two distinct inductive component:
1. Line ﬁlter inductor (L f ) for improving the injected line current quality.
2. CIs for suppressing the circulating current.
Although the interleaved carrier signals leads to the reduction in the value
of the line ﬁlter inductor L f , additional ﬁlter components (CIs) are often re-
quired, as shown in Fig. I.2(b). The volume of these inductive components
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Fig. I.2: Various arrangements of the ﬁlters for four parallel interleaved VSCs. (a) CI with
four limb core structure, (b) Whifﬂetree conﬁguration using the two limb CIs. The subscript x
represents phases x = {a, b, c}.
can be reduced by integrating both of these functionalities into a single mag-
netic component. This paper proposes the magnetic integration of the line ﬁl-
ter inductor L f and the circulating current ﬁlters (which mainly experiences
the switching frequency ﬂux excitation) for a four parallel interleaved VSCs.
The VSCs are divided into two converter groups and the carrier signals of the
VSCs within each group are shifted by 180◦. In addition, the carrier signals
of the VSCs of both the converter groups are also phase-shifted with respect
to each other. Therefore, the circulating current ﬂows between the VSCs of
each of the converter group as well as between the two converter groups.
The proposed integrated inductor offers desired line ﬁlter inductance L f and
also suppresses the circulating current between the VSCs within each of the
converter groups. The circulating current between the converter groups is
suppressed using an additional CI (referred to as a CIG).
The paper is organized as follow: The issue of the circulating current
and the overview of the existing ﬁltering solutions are brieﬂy discussed in
Section II. The proposed integrated inductor is analyzed in Section III. The
design equations of the coupled inductor that are used for circulating cur-
rent suppression between the two converter groups are discussed in Section
IV. The volume reduction achieved by the proposed solution is demonstrated
in Section V, by comparing its volume with that of the state-of-the-art solu-
tion. The functionality of the integrated inductor is veriﬁed by performing
simulation and experimental studies and the results are presented in Section
VI.
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Fig. I.3: Whifﬂetree conﬁguration for parallel interleaved voltage source converters [1].
2 Circulating Current in a Parallel Interleaved VSCs
The switched output voltages of the parallel legs are phase shifted with re-
spect to each other due to the interleaved carriers. When VSCs are connected
to the common dc-link, this instantaneous potential difference appears across
the closed path and gives rise to the circulating current. In order to reduce
the losses, the circulating should be suppressed to some acceptable limit.
The reduction in the circulating current can be achieved by introducing suf-
ﬁciently high inductance in the circulating current path. The CI is typically
used for this purpose [1, 11–16]. It provides magnetic coupling between the
interleaved legs of a particular phase and offers high inductance to the cir-
culating current, while its effect on the line current is minimal (considering
negligible ﬂux leakage).
The various possible arrangements of the CI for four parallel VSCs are
shown in Fig. I.2. Fig. I.2(a) shows the magnetic structure of the CI with four
parallel limbs. This magnetic structure is asymmetrical (for more than two
limbs). The symmetry can be achieved by using a whifﬂetree conﬁguration,
as shown in Fig. I.2(b). Two limb CI is used as a basic building block and
the system arrangement, such as shown in Fig. I.3, can be realized using it.
Two interleaved VSC legs of a respective phase are magnetically coupled us-
ing the CIH , whereas CIL used to couple remaining two VSC legs (refer Fig.
I.3). The magnetic coupling between these two groups is achieved using the
third CI (CIG). One of the main advantages of the whifﬂetree conﬁguration
is the magnetically symmetrical structure of all CIs. However, it can only
be only used for the even number of parallel VSCs. The integrated inductor
is proposed for four parallel VSCs, which combines the functionality of the
line ﬁlter inductor L f and the CIH and the CIL (refer Fig. I.2(b)) and it is
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Fig. I.4: Four parallel interleaved VSCs with the proposed integrated inductor. (a) System
schematic, (b) Equivalent electrical model of the integrated inductor. The subscript x represents
phases x = {a, b, c}
presented in the following Section.
3 Integrated Inductor
The system comprises of four parallel VSCs with the proposed integrated
inductor is shown in Fig. I.4(a). All four VSCs share a common dc-link and
the carrier signals are symmetrically interleaved, i.e. the carrier signals are
phase shifted from each other by 90◦. The carrier signals of the VSC1 and
VSC3 are phase shifted by 180◦ from each other and these two VSCs form
the High-Side Converter Group (HSCG). Similarly, VSC2 and VSC4 forms
the Low-Side Converter Group (LSCG), and use the carrier signals that are
phase shifted from each other by 180◦.
The proposed integrated inductor for such systems is shown in Fig.
I.5, where two different core geometries are shown. The magnetic structure
comprises of two cells. The cell is a two limb CI structure and each limb
carries a coil with N number of turns. Both of these coils in the given cell
are wound in the same direction. The limbs are magnetically coupled to each
other using the top and the bottom yokes.
Out of these two cells, one of the cells magnetically couples the interleaved
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Fig. I.5: Magnetic structures of the proposed integrated inductor. Two different arrangements of
the bridge legs are shown. Based on the direction of the laminations, one of the arrangement can
be used. The subscript x represents the phase, x = {a, b, c} (a) Suitable for the ferrite cores. It can
be also used when the cells are made from the tape wound core, (b) Suitable for the laminated
cores.
legs of the respective phases of the HSCG, whereas the other cell belongs to
the LSCG. The input terminals of the coils of the high-side cell are connected
to the output of VSC1 (x1) and VSC3 (x3) and the output terminals of these
coils are connected together to form the common output xH . Similarly, the
output of VSC2 (x2) and VSC4 (x4) are connected to the input terminal of the
coils of the low-side cell. Whereas, the other end of the coils are connected
together to form the common output terminal xL. The winding direction of
the coils of the high-side cell is opposite to that of the coils of the low-side cell.
The high-side and the low-side cells are magnetically coupled to each other
using the bridge legs, as shown in Fig. I.5(a). The necessary air gaps have
been inserted between the cells and the bridge legs. The output terminals of
the HSCG and the LSCG are connected to another CI (CIG), as shown in Fig.
I.4(a).
3.1 Magnetic Circuit Analysis
The integrated inductor is analyzed in this sub section. Due to the phase
symmetry, the analysis is presented for one of the phases, which is denoted
by the subscript x. For the brevity, the permeability of the magnetic material
is assumed to be constant and the leakage ﬂux is neglected. For the system
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Fig. I.6: Simpliﬁed reluctance model of the proposed integrated inductor.
shown in Fig. I.4(a), the voltage across the coil x1 is given as
Vx1xH = Lx1x1
dIx1
dt
+ Lx1x2
dIx2
dt
+ Lx1x3
dIx3
dt
+ Lx1x4
dIx4
dt
(I.1)
where Lxjxk is the inductance between the jth and the kth coil of the integrated
inductor of phase x and Ixn is the current ﬂowing through the nth coil of
phase x. The simpliﬁed reluctance model of the integrated inductor is shown
in Fig. I.6. The reluctance of each of the limbs and the yoke of the cell
are represented by 	l and 	y, respectively. The reluctance of the bridge
leg is 	bl , whereas the reluctance of each of the air gaps is denoted by 	g.
The magneto-motive force of the coil is represented as NIxn , where N is the
number of turns.
By solving the reluctance network, the ﬂux in each limb can be obtained
as −→
φ =
1
	l R(
1
	l A+ R
−1)−→M (I.2)
where A is the unit matrix,
−→
φ =
[
φx1 φx2 φx3 φx4
]T (I.3)
−→
M =
[
NIx1 −NIx2 NIx3 −NIx4
]T (I.4)
R =
⎡
⎢⎢⎢⎢⎣
1
	eq − 1	2 − 1	1 0
− 1	2 1	eq 0 − 1	1
− 1	1 0
1
	eq − 1	2
0 − 1	1 −
1
	2
1
	eq
⎤
⎥⎥⎥⎥⎦ (I.5)
where 	1 = 2	y , 	2 = 4	g + 2	bl , and 1	eq = 1	1 +
1
	2 . The reluctance
of the air gap is very large compared to the reluctance of the bridge legs
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(	g >> 	bl). Therefore 	2 ≈ 4	g. The limbs and the yokes of the cell are
made from the same magnetic material and let 	1 to be equal to α	l . The ﬂux
linking with each of the coils is obtained by solving (I.2) and the inductances
between the coils are obtained from the associated ﬂux linkages. For most of
the commercially available cell structures, the ratio of the window height to
window width varies from 2 to 3. In this case, α can be safely assumed to be
equal to 1. With α = 1, the inductance values are obtained as
Lx1x1 = LS =
N2(2	21 + 13	1	g + 12	2g)
3	1(	1 + 2	g)(	1 + 6	g)
Lx1x2 = LM1 =
N2(	1 + 5	g)
3(	1 + 2	g)(	1 + 6	g)
Lx1x3 = LM2 = −
N2(	21 + 8	1	g + 24	2g)
6	1(	1 + 2	g)(	1 + 6	g)
Lx1x4 = LM3 =
N2(	1 + 8	g)
6(	1 + 2	g)(	1 + 6	g)
(I.6)
Substituting these inductance values in (I.1) yields
Vx1xH = Vx1o −VxHo
= LS
dIx1
dt
+ LM1
dIx2
dt
+ LM2
dIx3
dt
+ LM3
dIx4
dt
(I.7)
Using the same procedure for the remaining coils, the voltage across each of
the coils are obtained as
−→
Vc = L
d
−→
Ic
dt
(I.8)
where
−→
Vc =
[
Vx1xH Vx2xL Vx3xH Vx4xL
]T
=
[
Vx1o −VxHo Vx2o −VxLo Vx3o −VxHo Vx4o −VxLo
]T (I.9)
−→
Ic =
[
Ix1 Ix2 Ix3 Ix4
]T (I.10)
and
L =
⎡
⎢⎢⎣
LS LM1 LM2 LM3
LM1 LS LM3 LM2
LM2 LM3 LS LM1
LM3 LM2 LM1 LS
⎤
⎥⎥⎦ (I.11)
Each of the coil currents has two distinct components
1. Common current component that contributes to the output current
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2. Circulating current component
The sum of the common current component of each of the VSCs withing the
converter group constitutes the output current of the corresponding converter
group. Therefore, the output currents of the HSCG and the LSCG are
IxH = Ix1 + Ix3
IxL = Ix2 + Ix4
(I.12)
Assuming equal current sharing between the VSCs, the common component
of each of the VSCs is taken to be the same. Therefore, the output current of
the individual VSCs are given as
Ix1 =
IxH
2
+ IxH,c
Ix3 =
IxH
2
− IxH,c
Ix2 =
IxL
2
+ IxL,c
Ix4 =
IxL
2
− IxL,c
(I.13)
where IxH,c and IxL,c are the circulating current between the VSCs of the HSCG
and the LSCG, respectively and given as
IxH,c =
Ix1 − Ix3
2
(I.14)
similarly
IxL,c =
Ix2 − Ix4
2
(I.15)
The sum of the output currents of the HSCG and the LSCG constitutes the
resultant line current and it is given as
Ix = IxL + IxH (I.16)
and the circulating current between the high-side and the low-side converter
groups is given as
Ix,c =
IxH − IxL
2
(I.17)
The circulating current between the HSCG and the LSCG (Ix,c) is suppressed
using the CIG.
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Fig. I.7: Voltage waveform of an average voltage Vxavgo , which exhibits ﬁve-level voltage wave-
forms. The VSCs are modulated using the space vector modulation with the modulation index
m = 0.8. The average voltage is normalized to half of the dc-link voltage Vdc2 .
3.2 Inductance Offered by the Integrated Inductor
Using the induced voltages given in (I.8) and averaging the switched output
voltages of the VSCs of the HSCG gives
(Vx1o +Vx3o
2
)−VxHo = ( LS + LM22 )d(Ix1 + Ix3)dt + ( LM1 + LM32 )d(Ix2 + Ix4)dt
(I.18)
similarly, averaging the switched output voltages of the VSCs of the LSCG
yields
(Vx2o +Vx4o
2
)−VxLo = ( LM1 + LM32 )d(Ix1 + Ix3)dt + ( LS + LM22 )d(Ix2 + Ix4)dt
(I.19)
Using (I.12) and averaging (I.18) and (I.19) yields
Vxavgo −Vxo =
( LS + LM1 + LM2 + LM3
4
)d(IxH + IxL)
dt
(I.20)
where
Vxavgo =
1
4
4
∑
k=1
Vxko (I.21)
and
Vxo =
VxHo +VxLo
2
(I.22)
The waveform of the average voltage Vxavgo is shown in Fig. I.7. The Vxavgo
exhibits ﬁve-level voltage waveforms and the voltage difference of Vxavgo −
Vxo appears across the integrated inductor. The integrated inductor offers
desired value of the inductance L f to the line current Ix and it the the voltage
Vxavgo − Vxo along with the L f determines the ripple content in the Ix. The
dynamic behavior of the Ix can be represented as
Vxavgo −Vxo = L f
dIx
dt
(I.23)
329
Paper I.
Using (I.16) and (I.20), the line ﬁlter inductance can be obtained as
L f =
LS + LM1 + LM2 + LM3
4
=
N2
4(	1 + 2	g) =
N2
8	g(1+ 	12	g )
(I.24)
As 	g >> 	1, the line ﬁlter inductance can be approximated as
L f =
μ0N2A
′
g
8lg
(I.25)
where μ0 is the permeability of the free space, lg is the length of the air gap,
and A
′
g is the effective cross-section area of the air gap. The effective cross-
sectional area of the air gap Ag′ is obtained by evaluating the cross-section
area of the air gap after adding lg to each dimension in the cross-section.
The switched output voltage difference of VSC1 and VSC3 (Vx1o − Vx3o)
drives the IaH ,c. Similarly, the behavior of the IaL ,c depends on the difference
of the switched output voltages of VSC2 and VSC4 (Vx2o −Vx4o). Using (I.8),
the difference of the switched output voltages of the VSC1 and VSC3 (Vx1o −
Vx3o) is obtained as
Vx1o −Vx30 = (Ls − LM2)
d(Ix1 − Ix3)
dt
+ (LM1 − LM3)
d(Ix2 − Ix4)
dt
(I.26)
Using (I.6), (I.26), (I.14), and (I.15), the inductance offered to the circulating
currents is given as [
Vx1o −Vx30
Vx2o −Vx40
]
= Lc
d
dt
[
IxH,c
IxL,c
]
(I.27)
where the circulating current inductance matrix Lc is given as
Lc = 2
[
Ls − LM2 LM1 − LM3
LM1 − LM3 Ls − LM2
]
(I.28)
where Ls − LM2 = 2N
2
3	1 and LM1 − LM3 =
N2
36	g . As 	g >> 	1, the circulating
current inductance matrix can be approximated as
Lc ≈ 2
[
2N2
3	1 0
0 2N
2
3	1
]
(I.29)
3.3 Flux Density Analysis
The integrated inductor combines the functionalities of two CIs (CIH and CIL)
and the line ﬁlter inductor L f . Therefore, the ﬂux in the magnetic core has
distinct components corresponding to these inductances and it is analyzed in
this sub section.
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Ts
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T7 T2 T1 T0 T0 T1 T2 T7
Va1o
Va3o
λH,c
Va1o
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Fig. I.8: Pole voltages of phase a of VSC1 and VSC3 and their difference for space vector mod-
ulation. The modulation index M = 1 and voltage space vector angle ψ = 45◦. Time To , T1, T2,
and T7 are the dwell times of the corresponding voltage vectors.
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Fig. I.9: Circulating ﬂux component λH,c over a complete fundamental period. The ﬂux linkage
is normalized to VdcTs.
3.3.1 Circulating Flux Component
The circulating ﬂux linkage in the HSCG cell can be obtained as [17, 18]
λxH,c = NφxH,c =
1
2
∫
(Vx1o −Vx3o) dt (I.30)
where φxH,c is the circulating ﬂux component in the high-side cell of the inte-
grated inductor. The carrier signals of the VSC1 and VSC3 are interleaved by
180◦ and the corresponding voltages for a particular switching cycle is shown
in Fig. I.8. The VSCs are modulated using the space vector modulation [19].
Due to the change in the dwell time of the voltage vectors in each sampling
interval, the peak value of the λxH,c also attains different values in each of the
sampling intervals, as shown in Fig. I.9. The λxH,c achieves the maximum
value for the voltage space vector angle ψ = 90◦ (and ψ = 270◦), as shown in
Fig. I.9 and it is obtained as
λxH,cmax = NφxH,cmax =
Vdc
8 fs
(I.31)
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where Vdc is the dc-link voltage, fs is the switching frequency, and φH,cmax is
the maximum value of the circulating ﬂux component.
For the LSCG, the carrier signals of the VSC2 and the VSC4 are also inter-
leaved by 180◦ and the same analysis can be applied. The maximum value of
the circulating ﬂux component is also NφxL,cmax = Vdc/8 fs.
From the reluctance model, it is evident that the ﬂux in the yokes of the
cell is equal to the resultant component of the circulating ﬂux component
φy = φxH,c = φxL,c . Therefore, the maximum value of the ﬂux density in the
yokes is
Bymax =
Vdc
8NAcy fs
(I.32)
where Acy is the cross section area of the yoke.
3.3.2 Common Flux Component
The common current component of each of the VSCs can be decomposed
into:
1. Fundamental frequency component.
2. Major harmonic components at the 4k fs, where k = 1, 2, ..∞.
As the common ﬂux component is replica of the common current component,
the common ﬂux component is also comprised of a fundamental frequency
component and a ripple component. The fundamental component of the
common ﬂux component is given as
φr(t) =
μ0NA
′
g
8lg
Ixmax cos(ψ + θ) (I.33)
Normally the line ﬁlter inductance value is selected to limit the peak-to-peak
value of the ripple component of the line current to the desired value. Let the
ratio of the peak-to-peak value of the ripple component of the line current to
the amplitude of the fundamental component of the line current be ε. For the
space vector modulation, the ripple component attains its maximum value
at the space vector angle of ψ = 0◦. For unity power factor applications,
the fundamental component is also maximum at the ψ = 0◦. Therefore, the
common ﬂux component also attains its maximum value at the space vector
angle of ψ = 0◦ and it is given as
φrmax = (1+
ε
2
)
μ0NA
′
g
8lg
Ixmax (I.34)
where Ixmax is the amplitude of the rated current. The common component
of the ﬂux φr completes its path through the bridge legs, air gaps and legs of
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the cells. Therefore, the maximum value of the ﬂux density in the bridge leg
is given as
Bblmax = (1+
ε
2
)
μ0NA
′
g
8lgAcbl
Ixmax (I.35)
where Acbl is the cross section area of the bridge leg.
3.3.3 Flux in the limbs of the cells
The ﬂux in the limbs is the addition of the circulating ﬂux component and
the resultant ﬂux component and it is given as
φl(t) = φr(t) + φxH,c(t) (I.36)
for the unity power factor applications (θ = 0), the common component of
the ﬂux is maximum for ψ = 0◦, whereas the circulating ﬂux component
φxH,c is minimum at this voltage space vector angle. Similarly, the φxH,c is
maximum at ψ = 90◦ and the common ﬂux component is zero. Therefore,
for the unity power factor applications
φlmax = max(φxH,cmax , φrmax + φxH,c|ψ=0◦ ) (I.37)
4 Circulating Current Suppression Between the Two
Converter Groups
The resultant output voltages of both the HSCG and LSCG are also phase-
shifted with respect to each other and the circulating current ﬂows between
them due to these phase-shifted voltages. Additional CI (CIG) is used to
suppress this current.
The ﬂux linkage in the CIG is given as
NφxCIG =
1
2
∫ (
(
Vx1o +Vx3o
2
)− (Vx2o +Vx4o
2
)
)
dt (I.38)
The pole voltages of the individual VSCs and their average voltage for both
the HSCG and the LSCG are shown in Fig. I.10(a) and I.10(b), respectively.
The difference in the average voltages of both the converter groups and ﬂux
linkage of the CIG is shown in Fig. I.10(c). The ﬂux linkage behavior over a
fundamental period is also shown in Fig. I.11. The ﬂux reversal in the CIG is
2× fs and subjected to the half of the dc-link voltage, which is also evident
in Fig. I.10(c). The maximum value of the ﬂux linkage in the CIG is given as
NCIGφCIG,max =
Vdc
32 fs
(I.39)
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Fig. I.10: Voltage waveforms for four parallel interleaved VSCs for the modulation index M = 1
and space vector angle ψ = 45◦. (a) Pole voltages of the individual VSCs and their average
voltage of the high side converter group, (b) Pole voltages of the individual VSCs and their
average voltage of the low side converter group, (c) The difference of the average voltages of the
high side converter group and the low side converter group and their associated ﬂux linkage.
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Fig. I.11: Flux linkage of the CIG (λxCIG ) over a complete fundamental period. The ﬂux linkage
is normalized to VdcTs.
where NCIG is the number of turns in each of the coils of the CIG and φCIG,max
is the maximum value of the ﬂux in the CIG. Using (I.30) and (I.39), the ratio
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Table I.1: System Parameters for simulation and experimental studies
Parameters Values
Total power S 11 kVA
No. of VSCs 4
Interleaving angle 90◦
DC-link voltage Vdc 650 V
Switching frequency fs 1250 Hz
PWM scheme Space vector modulation
Line ﬁlter inductance L f 2.3 mH (0.05 pu)
of the ﬂux linkage in the CIG to the ﬂux linkage in the CIH (or CIL) is given
as
NCIGφCIG,max
NφxH,c
=
1
4
(I.40)
as it is evident form (I.40), the size of the CIG is approximately 25% than that
of the CIH . The maximum value of the ﬂux density in the CIG is given as
BCIG,max =
Vdc
32NCIG AcCIG fs
(I.41)
where AcCIG is the cross section area of the CIG.
5 Finite Element Analysis and Comparative Eval-
uation
The size reduction achieved by the magnetic integration is demonstrated by
comparing the volume of the proposed solution with the volume of the mag-
netic components of the system proposed in [1, 20] and also shown in Fig.
I.2(b).
5.1 Finite Element Analysis
The simpliﬁed reluctance model is used for the analysis, which does not take
into account the effects of the ﬂux leakage. Therefore, (I.25) gives under-
estimated value as the total inductance offered to the line current is given
by
Lline = L f +
Lσ,I I
4
+
Lσ,CIG
2
(I.42)
where Lσ,I I and Lσ,CIG are the leakage inductances of the integrated induc-
tor and the CIG, respectively. On the other hands, inherent air gap exists in
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Table I.2: Dimensions of the implemented inductor (refer Fig. I.5(b))
Parameters A,B,E,F C D,G lg
Values (mm/mm2) 25 75 85 1.0
Table I.3: Inductance values obtained using the ﬁnite element analysis
Inductance Ls Lm1 Lm2 Lm3
Values (mH) 29.6 2.6 -22.3 2.5
the cell structure due to the core joints, which tends to decrease the value of
the L f . Therefore the design equations derived in section IV can be used to
get the parameters for the ﬁrst design iteration and Finite Element Analysis
(FEA) should be carried out in order to ﬁne tune those design parameters.
The integrated inductor and the CIG is designed using the design equa-
tions derived in section III and section IV for the converter system with four
parallel VSCs. The system parameters are given in Table I.1. Amorphous al-
loy 2605SA1 is used for the cells of integrated inductor and for the CIG core,
whereas laminated steel with a lamination thickness of 0.35 mm is used for
the bridge legs. The cells of the integrated inductor are constructed using
four blocks. Due to the use of the laminated cores, the magnetic structure
shown in Fig. I.5(b) is used (to avoid large eddy current losses in the core).
The dimensions of the implemented inductors are speciﬁed in Table I.2.
The integrated inductor is assembled using the core blocks available in the
laboratory. The stacking factor for the amorphous core blocks is taken to be
0.89, whereas it is assumed to be 0.96 for the laminated steel. The coils are
wound using the AWG 16 enameled copper wire with the cross section area
Acu = 1.31× 10−6 m2. Each of the coils has 140 number of turns. The picture
of the implemented integrated inductor is shown in Fig. I.12(a).
The ﬁnite element analysis has been carried out using Ansys Maxwell
and the ﬂux density distribution in the magnetic core is shown in Fig. K.11.
The ﬂux is mainly conﬁned to the corresponding cells when the coils are ex-
cited with the phase shifted components of switched output voltage of the
carrier frequency harmonics, as shown in Fig. I.13(a). On the other hand, the
induced ﬂux of coils of the HSCG cell links with the coils of the LSCG cell
and vice-versa when the coils are excited with the common component of the
current. As a result, the common component of the ﬂux completes its path
through the bridge legs and the air gaps, as shown in Fig. I.13(b).
The inductance values are obtained using the FEA and they are given as
given Table I.3. The inductance offered to the line current is then calculated
to be 3.1 mH using (K.34). The circulating current inductance matrix Lc is
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(a) (b)
Fig. I.12: Pictures of the implemented inductor. (a) Integrated inductor, (b) Coupled inductor
to suppress the circulating current between the high-side converter group and the low-side
converter group (CIG).
(a) (b)
Fig. I.13: The ﬂux density distribution in the magnetic core. (a) Phase shifted components of
switched output voltage of the carrier frequency harmonics are applied across the coils, (b) Coils
are excited with the common component of the current.
calculated as
Lc = 2
[
52 5.1
5.1 52
]
mH (I.43)
The circulating current between the HSCG and the LSCG is suppressed
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Table I.4: Design parameters of the coupled inductor CIG
Parameters Values
Cross-section area of the core AcCI 4.6× 10−4 m2
Number of turns NCI 53
Cross section area of the conductor Acu 2.62× 10−6 m2 (AWG 13)
using the CIG. The CIG is realized using the POWERLITE C-cores form the
Metglas. Two AMCC16-B cores are stacked together to achieve core cross-
section area of 4.6× 10−4 m2. The FEA has been carried out for the CIG and
the inductance matrix calculated and it is given as
LCIG =
[
3.5 −3.27
−3.27 3.5
]
mH (I.44)
Therefore the inductance offered to the line current by the leakage inductance
of the CIG is 0.1 mH and the inductance offered to the circulating current
between the HSCG and the LSCG is 13.54 mH.
5.2 Comparative Evaluation
The volume of the different active materials of the proposed ﬁlter arrange-
ment is compared with the volume of the state-of-the-art solution, shown in
Fig. I.2(b) for the the system parameters speciﬁed in the Table I.1. Moreover,
the losses in the magnetic components in both the cases are also compared.
The bridge legs of the integrated inductor and the line ﬁlter inductor in
Fig. I.2(b) is assumed to be made from the 0.35 mm laminated silicon steel,
whereas the amorphous alloys 2605SA1 is considered as a magnetic material
for the cells of the integrated inductor and for the CIH , CIL, and CIG in Fig.
I.2(b). As the core losses in the amorphous alloys 2605SA1 is lower compared
to the laminated silicon steel, it is used for cells of the magnetic structures
which carry the switching frequency circulating ﬂux component. However,
the price of the amorphous alloys 2605SA1 is higher compared to the lam-
inated silicon steel. Therefore to reduce the cost, laminated silicon steel is
used for the bridge legs, which carry the common ﬂux component with pre-
dominant fundamental frequency component. The design of the CIG that is
used to suppress the current between the HSCG and the LSCG is taken to be
the same in both cases. The ﬂux densities in the cores and the current density
in the coils are taken to be the same in both the cases.
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Table I.5: Volume comparison of the active materials of the magnetic components in the pro-
posed solution with the state-of-the-art solution shown in Fig. I.2(b)
Material State-of-the-art Proposed % reduction
Amorphous alloy 2605SA1 1.477 Ltr. 1.221 Ltr. 17.3%
Laminated steel 1.28 Ltr. 0.63 Ltr. 49%
Copper 0.385 Ltr. 0.337 Ltr. 12.4 %
5.2.1 Volumetric Comparison
The volume of the different materials in both the cases for all the three phases
are given in Table I.5. In the ﬁlter arrangement shown in Fig. I.2(b), the
windings of the line ﬁlter inductor carries full line current and it is completely
eliminated in the proposed solution. Therefore, the designer may choose to
increase the number of turns in the coils of the integrated inductor to reduce
the size of the amorphous alloy. In this comparison, the number of turns in
the integrated inductor is taken to be 10% higher than the number of turns
in the CIH and CIL in the ﬁlter arrangement shown in Fig. I.2(b). This results
in the 17.3% saving in the amorphous alloy and 12.4% reduction in copper.
Furthermore, the volume of the laminated steel is reduced by 49% in the
proposed solution.
5.2.2 Losses Comparison
The Improved Generalized Steinmetz Equation (IGSE) [21, 22] is used to cal-
culate the core losses. The core losses per unit volume is given as
Pf e,v =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (I.45)
where ΔB is the Peak-to-peak value of the ﬂux density. α, β and ki are the
constants determined by the material characteristics. These constants for both
the amorphous alloys and the laminated silicon steel are given in Table I.6.
The ﬂux waveform has major and minor loops and the core losses due to
these loops are evaluated separately.
The copper loss is evaluated by considering the ac resistance of the
winding, which takes into account the skin and proximity effects [23]. The
total winding losses are given as
Pcu = Rdc
∞
∑
h=1
kph I
2
h (I.46)
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Table I.6: Steinmetz parameters of the amorphous alloys 2605SA1 and the laminated silicon steel
Material ki α β
Amorphous alloy 2605SA1 0.62 1.51 1.74
Laminated steel 0.96 1.55 1.87
Table I.7: Core and copper losses comparison. The losses of all the three phases are listed.
Item load State-of-the-art Proposed % reduction
Core losses (W)
0.5 pu 35.6 27.3 23%
1 pu 39.8 29 27%
Copper losses (W)
0.5 pu 21.5 15.1 29%
1 pu 76.3 55.8 26%
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ) +
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
]
(I.47)
and Δ = Tc/δ. Rdc is the dc resistance of the coil, m is the number of layers
in the coil, Ih is the hth harmonic component of the leg current. Tc is the
thickness of the coil and δ is the skin depth.
The core and the copper losses of the proposed integrated inductor are
evaluated and the total losses of all the three integrated inductor (for three
phase system) are given in Table I.7. The inductor losses in the case of the
state-of-the-art solution are also evaluated at the 50% of the rated load and
100% of the rated load conditions. The losses in the integrated inductor are
low compared to the state-of-the-art solution at both the loading conditions.
The total losses in the integrated inductors at the rated load conditions are
84.8 W, compared to the 116.1 W in the case of the state-of-the-art solutions
(27% reduction). The worst case losses in one integrated inductor is 28.2 W
(84.8/3 W), out of which 18.6 W is the total copper losses in all the four coils.
Since the coils are exposed to the ambient air, the generated heat can be easily
dissipated through natural convection.
6 Simulation and the Experimental Results
The simulation and the experimental results for the four parallel interleaved
VSCs are presented in this section for the system parameters speciﬁed in
Table I.1.
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6.1 Simulation Results
The time domain simulation has been carried out using PLECS, where the
simpliﬁed model of the integrated inductor, shown in Fig. 6, has been imple-
mented using the permeance-capacitance analogy. The simulated ﬂux density
waveforms in the various parts of the magnetic structure of the integrated in-
ductor and the CIG are shown in Fig. I.14 and Fig. I.15, respectively. Fig.
I.14(a), shows the ﬂux density waveform in the limb of the cell, which is a
vector addition of the common ﬂux component and the circulating ﬂux com-
ponent. The circulating ﬂux is conﬁned to the cell and therefore the ﬂux in
the yoke has a switching frequency component as a major harmonic compo-
nent, which is shown in Fig. I.14(b). The common ﬂux component ﬂows out
of the cell and completes its path through the air gaps and the bridge leg,
as shown in Fig. I.14(c). Due to the magnetic integration, the common ﬂux
component of the cell of the HSCG completes its path through the limbs of
the cell of the LSCG and vice-versa. As a result, a dedicated return path is
avoided. Moreover, for the unity power factor applications, the common ﬂux
component is maximum when the circulating ﬂux component is minimum
and vice-versa as shown in Fig. I.14. As the ﬂux in the limb is the addition of
these two components, the cross section area of the limb can be made smaller
compared to the individual inductor case. This leads to substantial reduction
of the volume of the integrated inductor.
The circulating current between the HSCG and the LSCG is suppressed
using the CIG. The CIG is subjected to half of the dc-link voltage and the ﬂux
has a major harmonic component at the 2nd carrier harmonic component.
The ﬂux density in the CIG is shown in Fig. I.15, which demonstrates that
the ﬂux reversal takes place at twice the switching frequency.
The simulated circulating currents between the VSCs of the HSCG and
between the VSCs of the LSCG are shown in Fig. I.16(a) and Fig. I.16(b),
respectively. The integrated inductor offers high inductance to the circulat-
ing currents and suppresses them effectively. The additional CIG is also very
effective in suppressing the circulating current between the HSCG and the
LSCG, as shown in Fig. I.16(c).
The simulated currents of phase a are shown in Fig. I.17. The output cur-
rent of the VSCs of the HSCG are only shown. However, the output current
of the VSCs of the LSCG also demonstrates similar current waveform qual-
ity. The line current is shown in Fig. I.17(d), which has a very small ripple
component. This demonstrates effective line current ﬁltering functionality of
the integrated inductor.
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Fig. I.14: Simulation results at rated operating conditions. (a) Flux density in the limb of the cell
of the integrated inductor, (b) Flux density in yoke of the cell, (c) Flux density in the bridge leg.
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Fig. I.15: Simulation results. (a) Flux density waveform in the coupled inductor that is used to
suppress the circulating current between the high side and the low side converter group.
6.2 Experimental Results
The experimental results were obtained for the system speciﬁed in Table I.1.
Four VSCs were connected in parallel. The carrier signals of these parallel
connected VSCs were interleaved by an interleaving angle of 90◦. The VSCs
were modulated using the space vector modulation, using TMS320F28346
ﬂoating-point digital signal processor. The dc-link was connected to the dc
power supply and the ac-side is connected to the three-phase resistive load
of 13.33 Ω.
The output current of phase a of the individual VSCs of both the HSCG
and the LSCG is shown in Fig. I.18. The individual VSCs are operated with
the switching frequency of 1.25 kHz, and the switched output voltages of the
individual VSCs has a major harmonic component at the carrier frequency
harmonics. Due to the interleaved carrier signals, these voltage components
are phase shifted and appears across the closed path formed due to the inter-
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Fig. I.16: Simulated current waveforms at rated operating conditions. (a) Circulating current
between the VSCs of the high side converter group IaH,c , (b) Circulating current between the
VSCs of the low side converter group IaL,c , (c) Circulating current between the high side converter
group and the low side converter group Ia,c.
leaved operation and the common dc-link. The integrated inductor offers the
circulating current inductance to these voltage components. As it is evident
from Fig. I.19, the circulating current between the VSCs of the HSCG (as well
as between the VSCs of the LSCG) is suppressed very effectively. This shows
that the integrated inductor offers high inductance to the phase shifted volt-
age components and effectively suppresses the circulating current.
The output current of both the HSCG and the LSCG along with their cir-
culating currents are shown in Fig. I.19. The measured peak value of the
circulating current between the VSCs of the HSCG is 0.8 A, which is around
13% of the amplitude of the output current of the individual VSCs. The cir-
culating current between the HSCG and the LSCG is effectively suppressed
by the CIG, as it is evident from Fig. I.20. The resultant line current of all the
three phases are also shown in Fig. I.20. The integrated inductor also offers
the desired inductance to the resultant line current, which demonstrates the
line current ﬁltering functionality of the integrated inductor.
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Fig. I.17: Simulated current waveforms of phase a at rated operating conditions. (a) Output
current VSC1 (Ia1 ), (b) Output current VSC3 (Ia3 ), (c) Resultant current of the high side converter
group (IaH ), (d) Line current Ia.
7 Conclusion
An integrated inductor for the parallel interleaved VSCs connected in a whif-
ﬂetree conﬁguration is proposed in this paper. The proposed integrated in-
ductor suppresses the circulating current between the parallel interleaved
VSCs. In addition, it offers the desired inductance to the line current as well.
The converters are divided into a high-side converter group and a low-side
converter group. The fundamental component of the ﬂux in the cell of the
high side converter group is equal to the fundamental component of the ﬂux
in the cell of the low-side converter group. Because of the unique arrange-
ment of the coils in the proposed inductor, the fundamental component of the
ﬂux of the high-side converter group completes its path through the limbs of
the cells of the low-side converter group. Therefore, the dedicated magnetic
structure for the return path for the fundamental ﬂux component is avoided.
Moreover, the magnetic integration also leads to substantial size reduction
of the limbs. As a result, compared to the state-of-the-art solution, 49% re-
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Ia1 (5 A/div.)
Ia2 (5 A/div.)
Ia3 (5 A/div.)
Ia4 (5 A/div.)
Fig. I.18: Experimental waveforms of the phase a of the output current of the individual VSCs.
(a) Ch1: Output current of VSC1 (Ia1 ), Ch2: Output current of VSC2 (Ia2 ), Ch3: Output current
of VSC3 (Ia3 ), Ch4: Output current of VSC4 (Ia4 ).
2× IaH,c (5 A/div.)
2× IaL,c (5 A/div.)
IaH (5 A/div.)
IaL (5 A/div.)
Fig. I.19: Experimental waveforms of the phase a. (a) Ch1: Circulating current between the VSCs
of the high-side converter group (2× IaH,c ), Ch2: Output current of the high-side converter group
(IaH ), Ch3: Circulating current between the VSCs of the low-side converter group (2× IaL,c ), Ch4:
Output current of the low-side converter group (IaL ).
duction in the volume of the laminated silicon steel, 17.3% reduction in the
volume of the amorphous alloy, and 12.4% reduction in the volume of the
copper can be achieved for the system parameters considered in this paper.
345
References
2× Ia,c (2.5 A/div.)
Ib (10 A/div.) Ia (10 A/div.) Ic (10 A/div.)
Fig. I.20: Experimental waveforms. (a) Ch1: Circulating current between the high-side converter
group and the low-side converter group (2 × Ia,c), Ch2: Resultant line current of phase a (Ia),
Ch3: Resultant line current of phase b (Ib), Ch4: Resultant line current of phase c (Ic).
The operation of the proposed system has been discussed and the losses are
analyzed. The analysis is supported by the simulations and the experimental
results.
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1. Introduction
Abstract
Many high power converter systems are often connected to the medium voltage net-
work using a step-up transformer. In such systems, the converter-side windings
of the transformer can be conﬁgured as an open-end and multi-level voltage wave-
forms can be achieved by feeding these open-end windings from both ends using the
dual-converter. An LCL ﬁlter with separate converter-side inductors for each of the
converter is commonly used to attenuate the undesirable harmonic frequency compo-
nents in the grid current. The magnetic integration of the converter-side inductors
is presented in this paper, where the ﬂux in the common part of the magnetic core
is completely canceled out. As a result, the size of the magnetic component can
be signiﬁcantly reduced. A multi-objective design optimization is presented, where
the energy loss and the volume are optimized. The optimization process takes into
account the yearly load proﬁle and the energy loss is minimized, rather than min-
imizing the losses at a speciﬁc operating point. The size reduction achieved by the
proposed inductor is demonstrated through a comparative evaluation. Finally, the
analysis is supported through simulations and experimental results.
1 Introduction
Many high power converter systems are often connected to the medium volt-
age network and a step-up transformer is used to match the voltage levels
of the converter with the medium voltage grid. In some applications, the
transformer is also required for providing galvanic isolation. In such sys-
tems, the converter-side windings of the transformer can be conﬁgured as an
open-end. This open-end transformer winding can be fed from both the ends
using the two-level Voltage Source Converters (VSCs) [1], as shown in Fig.
J.1. The number of levels in the output voltages is the same as that of the
three level Neutral point clamped (NPC) converter and each of the two-level
VSC operates with the half of the dc-link voltage than the dc-link voltage
required for the three level NPC. This enables the simple and proven two-
level VSC to be used in medium voltage applications. For example, converter
system connected to the 3.3 kV grid can be realized using the dual-converter
with two-level VSCs having a switch voltage rating of 4.5 kV. However, Com-
mon Mode (CM) circulating current ﬂows through the closed path if both the
VSCs are connected to a common dc-link. The CM circulating current can
be suppressed either by using the CM choke [2, 3] or by employing a proper
Pulse Width Modulation (PWM) scheme to ensure complete elimination of
the CM voltage [4, 5]. However, in many applications, isolated dc-links can
be derived from the source itself and such extra measures for CM circulating
current suppression may not be required. For example, the isolated dc-links
can be obtained in
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Fig. J.1: The system conﬁguration of the dual converter fed open-end winding transformer
topology with two separate dc-links. The open-end primary windings are fed from two-level
voltage source converters.
1. PhotoVoltaic (PV) systems by dividing the total number of arrays into
two groups to form separate dc-links [1].
2. Wind Energy Conversion System (WECS): isolated dc-links can be ob-
tained by using a dual stator-winding generator [6].
Therefore the analysis presented in this paper is mainly focused on the dual
converter fed open-end transformer topology with two separate dc-links.
An LCL ﬁlter is commonly used in high power grid-connected appli-
cations [7] and one of the possible arrangement of the LCL ﬁlter for the
dual-converter fed open-end transformer topology is shown in Fig. J.1. The
leakage inductance of the transformer is considered to be a part of the grid-
side inductor of the LCL ﬁlter. Two VSCs (denoted as High-Side Converter
(HSC) and Low-Side Converter (LSC) in Fig. J.1) are connected to a common
shunt capacitive branch of the LCL ﬁlter through the converter-side induc-
tors L fH and L fL , respectively. The magnetic integration of the L fH and L fL is
presented in this paper. As a result of this magnetic integration, the ﬂux in
the common part of the magnetic core is completely canceled out. This leads
to substantial reduction in the size of the converter-side inductor.
This paper is organized as follows: The operation principle of the dual-
converter fed open-end transformer topology is brieﬂy discussed in Section
II. The magnetic structure of the proposed integrated inductor is described
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in Section III. Section IV discusses the design procedure in general and the
multi-objective optimization of the integrated inductor. The size reduction
achieved by the magnetic integration is also demonstrated by comparing the
volume of the integrated inductor with the separate inductor case for the 6.6
MVA, 3.3 kV WECS and it is presented in Section V. The simulation and the
experimental results are ﬁnally presented in Section VI.
2 Dual-Converter Fed Open-End Transformer Topol-
ogy
The operation of the dual-converter fed open-end transformer converter is
brieﬂy described in this section. The dual-converter system consists of the
HSC and the LSC is shown in Fig. J.1. A Two-level VSC is used for both the
HSC and the LSC. However, the discussion presented in this paper is also
applicable to other converters as well.
The reference voltage space vector
−→
V∗ is synthesized by modulating the
HSC and the LSC. The magnitude of the reference voltage space vectors of
the HSC and the LSC is half than that of the desired reference voltage space
vector
−→
V∗ (|−→V∗H | = |
−→
V∗L | = |
−→
V∗|/2). The reference voltage space vector angle of
the HSC is kept the same as that of the desired voltage space vector (ψH = ψ),
whereas the reference voltage space vector angle of the LSC is shifted by an
angle 180◦ (ψL = ψH + 180◦), as shown in Fig. K.2.
From Fig. J.1, the voltage across the shunt capacitive branch Cf of the
LCL ﬁlter is given as
Vxx′ = (VxHoH −VxLoL)− L fH
dIxH
dt
− L fL
dIxL
dt
+VoHoL (J.1)
where the subscript x represents the phases x = {a, b, c}. As the dc-links are
separated, the common-mode components of the voltages in (J.1) do not drive
any common-mode circulating current. As a result, only the differential mode
current would ﬂow through the inductors. For the dual converter system,
these currents are equal.
IxH = IxL = Ix (J.2)
where IxH and IxL are the currents in the phase x of the HSC and LSC,
respectively. Assuming L fH = L fL = L f/2 and using (J.1) and (J.2), the
voltage across the converter-side inductor is given as
L f
dIx
dt
= (VxHoH −VxLoL)−Vxx′ +VoHoL (J.3)
where L f is the equivalent converter-side inductance of the LCL ﬁlter. A sin-
gle magnetic component with the inductance L f is realized by the magnetic
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Fig. J.2: Reference voltage space vector and its formation by the geometrical summation. (a)
Reference voltage space vector for the HSC, (b) Reference voltage space vector for the LSC.
integration of the L fH and L fL and the structure is discussed in the following
section.
3 Integrated Inductor
In this paper, a three-phase inductor is chosen for the illustration due its
wide-spread use in the high power applications. However, it is important to
point out that the same analysis can be used for the single-phase inductor
as well. The three-phase three-limb converter-side inductor for both the HSC
and the LSC are shown in Fig. J.3(a). These two inductors can be magnetically
integrated as shown in Fig. J.3(b), where both the inductors share a common
magnetic path. The magnetic structure has six limbs, on which the coils
are wound. The upper three limbs belong to the L fH , whereas the lower
three limbs receive the coils corresponding to the L fL . The upper limbs are
magnetically coupled using the top bridge yoke, whereas the lower three
limbs are magnetically coupled using the bottom bridge yoke. The upper
and the lower limbs share a common yoke, as shown in Fig. J.3(b).
Considering three-phase three-wire system
Ia + Ib + Ic = 0 (J.4)
and at a particular instance
Ia = −(Ib + Ic) (J.5)
The ﬂux distribution in the magnetic structure for this case (the positive value
of the Ia and the negative values of the Ib and Ic) is shown in Fig. J.3(b). The
simpliﬁed reluctance model of this magnetic structure is shown in Fig. J.4,
where 	L, 	g, and 	Y are the reluctances of the limb, the air gap, the top and
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Fig. J.3: Magnetic structure. (a) Separate inductors for the HSC and the LSC, (b) Flux cancellation
through magnetic integration, (c) Proposed integrated inductor.
the bottom bridge yokes, respectively. The reluctance of the common yoke is
represented as 	Y1. φaH , φbH , and φcH are the ﬂuxes in the upper three limbs
whereas φaL , φbL , and φcL are the ﬂuxes in the lower three limbs. φ1, and φ2
represent the ﬂuxes in the common yokes, as shown in Fig. J.4. By solving
the reluctance network, the ﬂuxes in various parts of the integrated inductor
are obtained and they are given as
φaH =
NIaH
	g +	L +	Y , φaL =
NIaL
	g +	L +	Y (J.6)
φcH =
NIcH
	g +	L +	Y , φcL =
NIcL
	g +	L +	Y (J.7)
and
φbH =
NIbH
	g +	L , φbL =
NIbL
	g +	L , φ1 = 0, φ2 = 0 (J.8)
The ﬂux components in the common yoke (φ1 and φ2) are zero and therefore
the common yoke can be completely removed, as shown in Fig. J.3(c). The
integrated inductor has only two yokes, compared to four in the case of the
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Fig. J.4: Simpliﬁed reluctance model of the magnetic structure shown in Fig. J.3(b).
separate inductors. As a result, substantial reduction in the volume of the
inductor can be achieved through magnetic integration of L fH and L fL .
By analyzing the magnetic structure shown in Fig. J.3(c) and neglecting
the asymmetry introduced by the three-limb structure (by neglecting 	Y), the
value of the L f is obtained as
L f =
4N2
2	g + 2	L (J.9)
The reluctance of the air gap is generally large compared to the reluctance of
the magnetic material. Therefore, simpliﬁed expression for the converter side
ﬁlter inductor is given as
L f ≈ 2N
2
	g ≈
2μ0N2A
′
g
lg
(J.10)
where μ0 is the permeability of the free space, lg is the length of the air gap
of one limb and A
′
g is the effective cross-sectional area of the air gap after
considering the effects of the fringing ﬂux. The effective cross-sectional area
of the air gap Ag′ is obtained by evaluating the cross-section area of the air
gap after adding lg to each dimension in the cross-section.
4 Design of the Integrated Inductor
A design methodology is demonstrated in this section by carrying out the de-
sign of the integrated inductor for the high power WECS. The system spec-
iﬁcations of the WECS is given in Table K.3. The WECS operates with the
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Table J.1: System speciﬁcations and parameters for simulation and hardware study
Parameters Simulations Experiment
Power S 6.6 MVA (6 MW) 11 kVA (10 kW)
Switching frequency fsw 900 Hz 900 Hz
AC voltage (line-to-line) Vll 3300 V 400 V
Rated current 1154 A 15.8 A
DC-link voltage (VdcH = VdcL ) 2800 V 330 V
Modulation index range 0.95 ≤ M ≤ 1.15 0.95 ≤ M ≤ 1.15
Lg (including transformer leakage ) 525 μH (0.1 pu) 4.2 mH (0.1 pu)
power factor close to unity and in this case, the 60◦ Discontinuous Pulse-
Width Modulation (commonly referred to as a DPWM1 [8]) scheme could
result up to 50% switching loss reduction compared to the continuous mod-
ulation scheme. Therefore DPWM1 is used to modulate the HSC and the
LSC. Using this speciﬁcations, the design of the integrated inductor is car-
ried out and the design steps are illustrated hereafter.
4.1 Value of the converter-side inductor L f
The harmonic spectra of the switched output voltage of the HSC is shown
in Fig. J.5(a). The major harmonic components in the switched output volt-
age of the individual converter appears at the carrier frequency (900 Hz),
whereas these components are substantially reduced in the resultant voltage,
as shown in Fig. K.5(b). The spectrum comprises the maximum values of
the individual voltage harmonic components of the resultant voltage, over
the entire operating range is obtained and it is deﬁned as a Virtual Voltage
Harmonic Spectrum (VVHS) [9]. Using VVHS, the required admittance for
the hth harmonic component is obtained as
Y∗h =
I∗h,BDEW
Vh,VVHS
(J.11)
where I∗h,BDEW is the speciﬁed BDEW current injection limit of the hth har-
monic component (refer to [10]) and Vh,VVHS is the maximum values of the
hth harmonic components over the entire operating range. The value of the
ﬁlter parameters are then chosen such that the designed ﬁlter has a lower ad-
mittance than the required value of the ﬁlter admittance for all the harmonic
frequency components of interest (upto 180th harmonic frequency compo-
nent in case of the BDEW standard) [11]. Once the value of L f is obtained,
an optimized design can be carried out.
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Fig. J.5: Simulated harmonic spectrum of the switched voltages with the modulation index
M = 1 and the switching frequency of 900 Hz. (a) Switched output voltage of the high-side
converter VaHoH (normalized with respect to the Vdc/2), (b) Resultant voltage (VaHoH − VaLoL )
(normalized with respect to the Vdc).
4.2 Core Loss Modeling
The Improved Generalized Steinmetz Equation (IGSE) [12, 13] is used to cal-
culate the core losses. The core losses per unit volume is given as
Pf e,v =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (J.12)
where α, β and ki are the constants determined by the material characteris-
tics. ΔB is the peak-to-peak value of the ﬂux density and T is the switching
interval. The ﬂux waveform has major and minor loops and these loops are
evaluated separately.
4.2.1 Major Loop
Assuming the inductance value to be constant, the ﬂux density in the limb
corresponding to the phase x is given as
Bx(t) =
L f Ix, f (t)
2NAc
(J.13)
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Fig. J.6: The active and zero vectors to synthesize given reference vector and corresponding error
voltage vectors.
where Ac is the cross-sectional area of the limb, Ix, f is the fundamental com-
ponent of the current.
4.2.2 Minor Loop
The reference space vector
−→
V∗H and
−→
V∗L are synthesized using active and zero
voltage vectors and the volt-second balance is maintained by choosing ap-
propriate dwell time of these vectors. The application of the discrete vectors
results in an error between the applied voltage vector and the reference volt-
age vector, as shown in Fig. J.6 for the HSC. Similarly, the error voltage
vectors for the LSC also exists due to the ﬁnite sampling. These error voltage
vectors lead to the minor loop in the ﬂux density waveform and it is evalu-
ated by performing time integral of the error voltage vector.
The time integral of the error voltage vector is known as the harmonic
ﬂux vector [14, 15] and the difference of the harmonic ﬂux vectors of the HSC
and the LSC are directly proportional to the ﬂux in the integrated inductor.
In the reference frame, rotating synchronously at the fundamental frequency,
the instantaneous error voltage vectors can be decomposed into d-axis and
the q-axis components and they are for the HSC given as (see Fig. J.6)
−→
V H,err,1 =
2
3
Vdc{(cos ψH − 34M)− j sin ψH}
−→
V H,err,2 =
2
3
Vdc{[cos(60◦ − ψH)− 34M]
+ j sin(60◦ − ψH)}
−→
V H,err,z = −12VdcM
(J.14)
Similarly, the d-axis and the q-axis components of instantaneous error voltage
vectors of the LSC are also obtained. Then the difference of the d-axis com-
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ponents of the harmonic ﬂux vectors of the HSC and LSC and the difference
of the q-axis components of the harmonic ﬂux vectors of the HSC and LSC
are evaluated separately as
Bac,d(t) =
1
2NAc
∫
(
−→
V H,err,d −−→V L,err,d)dt
Bac,q(t) =
1
2NAc
∫
(
−→
V H,err,q −−→V L,err,q)dt
(J.15)
Using the d-axis and the q-axis components, the ripple component of the ﬂux
density in the limb corresponding to the phase a is obtained as
Ba = Bac,d cos ψ − Bac,q sin ψ (J.16)
The VSCs are assumed to be modulated using the asymmetrical regularly
sampled PulseWidth Modulation (PWM), where the reference voltage space
voltage vector is sampled twice in a carrier cycle.
Using this information, the core loss calculations have been carried out
for the major loop and each of the minor loops.
4.3 Copper Loss Modeling
The copper loss is evaluated by considering the ac resistance of the wind-
ing, which takes into account the skin and proximity effects [16]. The total
winding losses due to the harmonic frequency components of the coil current
is [17]
Pcu = Rdc
∞
∑
h=1
kph I
2
xh (J.17)
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ)
+
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
] (J.18)
and Δ = Tc/δ and Rdc and Rac are the dc and the ac resistance of the coil,
respectively. m is the number of layers in the coil, Tc is the thickness of the
conductor, and δ is the skin depth. Ixh is the hth harmonic frequency compo-
nent of the line current Ix. The harmonic spectrum of the resultant voltage is
obtained analytically [18] and the hth harmonic frequency component of the
line current Ix is obtained as
Ixh = YH,LCLVh (J.19)
where Vh is the hth harmonic frequency component of the resultant voltage
and YH,LCL is the admittance offered by the LCL ﬁlter to the hth harmonic
frequency component.
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Fig. J.7: Simpliﬁed thermal model of the integrated inductor. Pf e and Pcu are the core and copper
losses, respectively.
4.4 Thermal Modeling
The liquid cooling of the inductor is considered and the cooling arrange-
ment is shown in Fig. J.7(a). The semi-circular aluminum cooling plates with
the duct to carry the coolant is considered. This cooling plate is electrically
insulated using the epoxy resin. As the heat transfer is anisotropic for the
laminated steel, two cooling plates along the edges that are perpendicular to
the lamination direction are considered. The hot spot temperature in both the
core and the coil (Tf e and Tcu, respectively) is estimated using the equivalent
thermal resistance network [19], shown in Fig. J.7(b). For the simplicity of
the analysis, the temperature in the core and the coil is assumed to be homo-
geneous.
The heat transfer mechanism due to the convection and the radiation
is considered, where Rcv( f−w) and Rcv(c−w) are the convection thermal resis-
tance between the core and coolant (water) and between the coil and coolant,
respectively. Similarly, Rr( f−a) and Rr(c−a) represent the radiation thermal
resistance between the core and the ambient and between the coil and the
ambient, respectively. The radiation thermal resistance value is obtained us-
ing the formulas presented in [19].
The thermal resistance between the cooling plate and the coolant is given
as
R(cp−w) =
1
hcp−wAcp−w
(J.20)
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where hcp−w is the heat transfer coefﬁcient and Acp−w is the coolant contact
surface. The heat transfer coefﬁcient is
hcp−w = 3130
( q
785.4D2d
)0.87
(100Dd)−0.13 (J.21)
where q is the coolant ﬂow rate in [l/s] and Dd is the diameter of the duct in
[m]. The thermal resistance between the core and duct surface is given as
R( f−cp) =
2Leq
λcp(Acp f + πDdLd)
+
Ti
λiAcp f
(J.22)
where Leq is the equivalent distance from the cooling surface to the duct, Acp f
is the contact area of the cooling plate with the core, Ld is the length of the
duct, and λcp is the thermal conductivity of the aluminum. Ti is the thickness
of the insulation and λi is the thermal conductivity of the insulation. Using
(J.20) and (J.22), the thermal resistance between the core and the coolant is
obtained as
Rcv( f−w) = R( f−cp) + R(cp−w) (J.23)
In a similar manner, the thermal resistance between the coil and the coolant
Rcv(c−w) can be also obtained. However, in the heat ﬂow path of the cop-
per losses, there is an additional layer of the insulation material, which is
represented as Rwi in Fig.J.7(b).
4.5 Loading Proﬁle and Energy Yield
The typical wind proﬁle and the power output of a wind turbine over an
one year span is shown in Fig. J.8. As it is evident from Fig. J.8, the power
processes by the converter varies in large range and optimizing the inductor
for a speciﬁc loading condition may result in the suboptimal overall perfor-
mance. Therefore, instead of optimizing the inductor efﬁciency at speciﬁc
loading condition, the energy loss is minimized. In addition to the energy
loss minimization, the volume minimization is also considered and multi-
objective optimization has been carried out. The energy loss (kWh) per year
is calculated using the loading proﬁle and loss modeling and it is used into
the optimization algorithm.
4.6 Optimization Process
The multi-objective optimization has been performed, which minimize a vec-
tor of objectives F(X) and returns the optimal parameters values of X.
minF(X) (J.24)
where
F(X) = [F1(X), F2(X)] (J.25)
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Fig. J.8: Wind proﬁle and associated output power of a typical 6 MW wind turbine.
where F1(X) returns the energy loss (kWh) and F2(X) returns the volume of
the active parts of the inductor (ltr.). The parameters that are optimized are
X = [N Bm J mWc]T (J.26)
where Bm is the maximum ﬂux density and J is the current density. Wc
is the width of the coil ( refer Fig. J.3(c)). Once the system speciﬁcations
and the constraints are deﬁned, the optimization has been carried out. As
the number of turns N and the number of layers m only take the integer
values, mixed-integer optimization problem has been formulated. The steps
followed for optimizing the system speciﬁed in Table K.3 is shown in Fig. J.9
and explained brieﬂy hereafter.
4.6.1 Step 1: Value of the converter-side inductor L f
The leakage inductance of the transformer is considered as a part of the grid-
side inductor Lg and the use of any additional inductor is avoided. Therefore,
the value of the Lg is ﬁxed and the values of the L f and Cf are obtained while
observing the following constraints:
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System speciﬁcations
S, Vll , VdcH , VdcL , Lg
Obtain the values of the L f , Cf
Constraints: 1. Ih < I∗h , 2. Reactive
power consumption ≤ 15% of S
VVHS,I∗h
Set initial values, lower bound, and
upper bound of the free parameters X
X = [N Bm J Wl Ww Wc]T
Multi-objective optimization
Vary free parameters X
Derive dependent parameters
Ac, Acu, Hw, Tc, Rdc etc.
Calculate energy loss F1(X)
Calculate volume F2(X)
loss model
Load proﬁle
Each point in the parameter
space considered?
Evaluate losses at rated load
Core and coil temperature
withinh the limit?
Store Pareto optima
(noninferior solution)
Choose approriate solution
Fine tune the length of
the air gap using FEA
Yes
Yes
No
No
Fig. J.9: Block diagram, which illustrates the steps of the optimization procedure.
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Table J.2: Values of L f and Cf of the LCL ﬁlter
Parameters Values
L f 1200 μH (0.22 pu)
Shunt capacitance Cf + Cd 289 μF (0.15 pu)
1. Ih < I∗h where h is the harmonic order (2 ≤ h ≤ 180)
2. Reactive power consumption in shunt branch ≤ 15% of rated power.
The calculated values of the L f and Cf are listed in Table J.2.
4.6.2 Step 2: Derive dependent design variables
The dependent design variable are derived from the free design variables and
the system speciﬁcations. The cross-sectional area of the core is obtained as
Ac =
L f Imax
2NBm
(J.27)
where Imax is the rated current. The dimensions of the core is then obtained
as WlDl = Ac/ks, where ks is the stacking factor. For simplicity, Wl = Bl is
assumed in this study. The cross-section area of the conductor is obtained as
Acu = WcTc =
Imax
J
(J.28)
4.6.3 Step 3: Objective function evaluation
The objective functions F1(x) and F2(x) are evaluated for the given set of
parameters and speciﬁc mission proﬁle. The core losses and the copper loss
for each of the speciﬁc loading conditions, shown in Fig. J.8, are evaluated.
Using this information, the energy loss over one year period is evaluated.
Similarly, the volume of both the core and the copper is also calculated.
4.6.4 Step 4: Air gap length
The liquid cooling effectively removes the heat generated due to the copper
losses and allows designers to reduce the constant losses (mostly core losses)
by increasing the number of turns N. This leads to an improvement in the
energy efﬁciency. However, a larger number of turns also results in larger air
gap, which leads to higher fringing ﬂux. The solution is to use several small
air gaps, which is achieved by using the discrete core blocks. The length
of each of these air gaps and core blocks is limited to 2.5 mm and 30 mm,
respectively. If any of these quantities is violated, the solution is discarded.
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Table J.3: Parameter values of the selected design.
Item Value Item Value Item Value
N 25 Ac 30200 mm2 Bm 1.36 T
Ww 140 mm J 4.08 A/mm2 Wc 33 mm
Acu 396 mm2 Hw 980 mm ks 0.92
kw 0.6 Tc 12 mm m 2
ki 0.96 α 1.55 β 1.87
4.6.5 Step 5: Temperature estimation
The core and the copper losses are evaluated at the rated load conditions and
the results are fed to the thermal network shown in Fig. J.7(b). By solving the
thermal network, temperature of the core (Tf e) and the coil (Tcu) is obtained.
This gives the worst case temperature rise. If the temperature rise is above
the prescribed value, the solution is discarded and the optimization steps are
again executed for a new set of free variables.
4.6.6 Step 6: Pareto optima solutions
The energy loss and the volume of the inductor are closely coupled and com-
petes with each other. For example, In a given system, the reduction in the
volume often leads to the rise in the losses. As a result, there is no unique so-
lution to the optimization problem and several noninferior solutions (Pareto
front) are obtained. These solutions are stored. Depending upon the applica-
tion, suitable design (out of these noninferior solutions) is chosen.
4.6.7 Step 7: FEA analysis
The length of the air gap during the optimization process is obtained using
the simpliﬁed reluctance model. This may lead to the inductance value to
deviate slightly from the desired value. Moreover, other non linearities are
also neglected in the simpliﬁed model and it is very necessary to perform the
Finite Element Analysis (FEA) to ﬁne tune the length of the air gap so that
the desired value of the inductance can be obtained. This has been achieved
using by performing ‘Optimetrics ’analysis in Ansys Maxwell.
5 Designed Parameters and Volumetric Compari-
son
A non-inferior (Pareto optimal) solution is obtained as shown in Fig. J.10,
where the reduction in the energy loss requires increase in the volume. Out
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Fig. J.10: Calculated volume and energy loss of the integrated inductor for different Pareto
optimal solutions.
Table J.4: Inductances values obtained using the ﬁnite element analysis. All values are in μ H.
Coil aH bH cH aL bL cL
aH 375 −84 −62 115 −19 −39
bH −84 384 −84 −19 104 −19
cH −62 −84 375 −39 −19 115
aL 115 −19 −39 375 −84 −62
bL −19 104 −19 −84 384 −84
cL −39 −19 115 −62 −84 375
of these several possible design solutions, one that suits the application the
most, has been selected. The parameter values of the selected design are
given in Table J.3.
The volume of the inductor is 187.1 ltr. and the energy loss over one year
span is 72899 kWh. The coils are designed to carry the rated current (1154
A) and can be wound using copper bars. The major harmonic component
in the coil current is at 1.8 kHz and at this frequency, the increase in the
ohmic losses in the ac resistance of the coil due to skin effect is insigniﬁcant.
Therefore, the use of the copper bars for the coils is considered.
Multiple are gaps are achieved using the discrete core blocks and the
length of each of the air gap is ﬁne tuned using the FEA analysis. The FEA
analysis is performed on the inductor geometry given in Table J.3. The length
of each of the air gap is ﬁne tuned and it is found to be 2.46 mm. The ﬂux
density distribution in the inductor core is shown in Fig. J.11. The inductance
matrix is also obtained from the FEA and it is given in J.4. The line ﬁlter
inductance is obtained from these value and it is given as
L f = 1184 μH (J.29)
The core and the copper losses of the inductor over the whole operating
range is shown in Fig. J.12. The core losses and the copper losses at the full
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Fig. J.11: Flux density distribution in the magnetic core. Both the coils on the central limb carry
1630 A current (peak of the rated current), whereas the other four coils on the side limbs carry
half of peak value of the rated current in the opposite direction (-815 A).
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Fig. J.12: Core and copper losses of the integrated inductor with different loading conditions.
load conditions are 7.09 kW and 9.67 kW, respectively. The coolant ﬂow in
each of the duct is taken to be 0.06 l/s and the duct diameter Dd is 0.01 m. The
inlet temperature of the coolant is assumed to be 20◦C. The core temperature
at the rated load is calculated to be 74 ◦C, whereas the temperature of the
coil is found to be 86 ◦C.
5.1 Volumetric comparison
The magnetic integration leads to a reduction in the size of the inductor. This
has been demonstrated by comparing the volume of the integrated inductor
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Fig. J.13: Simulated ﬂux density waveform in the limb of phase a.
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Fig. J.14: Simulation results. (a) Flux density waveform in the limb of phase a, (b) Output current
of the high-side converter Ih, (c) Current through the shunt branch of the LCL ﬁlter, (d) Current
through the open-end transformer windings.
with the volume of the inductors in a separate inductor case. The values of
the current density of the copper, the maximum ﬂux density in the core and
the number of turns N are taken to be the same in both the cases. The volume
of the magnetic material of the integrated inductor is calculated to be 132.2
ltr, compared to the 177.3 ltr. for the separate inductors. This demonstrates
around 25.4% reduction in the magnetic material, which translates to 314 kg
reduction in the weight of the magnetic material (assuming the use of the
grain oriented steel).
6 Simulation and Hardware Results
The time domain simulations have been carried out using PLECS. The pa-
rameters used in the simulations are speciﬁed in Table K.3. The integrated
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Fig. J.15: Photo of the implemented inductor.
inductor is modeled using the magnetic toolbox, which uses the permanence
model.
The converter is operated at the rated power and the simulated ﬂux den-
sity waveform in one of the limb is shown in Fig. J.13. The ﬂux density has a
dominant fundamental frequency component with major harmonic compo-
nent at the 2nd carrier harmonic frequency. The output current of the HSC is
shown in Fig. J.14(a), which has a major harmonic component at 2nd carrier
frequency harmonic. As the leg current in the HSC and the LSC is the same
(IaH = IaL ), only the current of the HSC IaH is shown. The shunt branch of
the LCL ﬁlter offers low impedance path to the harmonic components, as
shown in Fig. J.14(b). As a result, the injected grid currents have the desired
waveform quality, as shown in Fig. J.14(c).
A small scale prototype has been built to verify the effectiveness of the
proposed inductor. The speciﬁcations of the small scale system is given in
Table J.2. The integrated inductor is realized using the standard laminated
steel (0.35 mm) and the coils are wound using the AWG 11. Each coils have
102 turns and the length of the air gap is 2.014 mm. The photo of the inductor
prototype is shown in Fig. J.15. The converter-side inductance is 9 mH (0.195
pu) and the capacitance of the shunt branch is 24 μF (0.11 pu). The dc-link
voltage was derived from the dc power supply and the ac power source from
the California Instruments (MX-35) was used to emulate the grid. The con-
verter was operated at the rated load conditions and the experimental results
are shown in Fig. J.16. The harmonic spectra of the injected current is shown
in Fig. J.17, where it is evident that the harmonic injection limits are obeyed.
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Fig. J.16: Experimental results with the system operated at the rated load. Ch1: Voltage across
the shunt capacitive branch of phase a of an LCL ﬁlter, Ch2: Phase a current of the high side
converter, Ch3: Current through the shunt branch of the LCL ﬁlter, Ch4: Phase a grid current.
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Fig. J.17: Harmonic spectra of the measured grid current and associated BDEW harmonic injec-
tion limits.
7 Conclusion
An integrated inductor for the the dual-converter fed open-end transformer
topology is proposed. The dual-converter system often comprises of two
identical VSCs. These two VSCs use two separate converter-side inductors
for the LCL ﬁlter implementation. For the dual-converter system, the output
currents of the given phase of both VSCs are equal. This property of the dual-
converter system is exploited to cancel out the ﬂux in one of the yokes of both
the inductors through the magnetic integration. Moreover, a multi-objective
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optimization has been performed to identify best possible solutions which
leads to the minimization of the energy loss and minimization of the volume
of the inductor. The size reduction achieved through magnetic integration is
demonstrated by comparing the volume of the proposed solution with the
separate inductor case. The integrated inductor leads to 25.4% reduction in
the volume of the magnetic material. This translates to 314 kg reduction
in the weight of the magnetic component for the 6.6 MVA, 3.3 kV WECS
system. The performance of the ﬁlter has been veriﬁed by simulation and
experimental studies.
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Abstract
In the high power applications, the converter system is often connected to a medium-
voltage network using a step-up transformer. The converter-side winding of the
transformer is conﬁgured as an open-end and both the ends of the windings are fed
from two different converter groups. Each converter group comprises of two parallel
Voltage Source Converters (VSCs). The harmonic quality of the resultant voltage of
each of the converter group is improved by interleaving the carrier signals of the par-
allel VSCs. However, an additional inductive component is required to suppress the
circulating current that ﬂows between the parallel interleaved VSCs. An integrated
inductor is proposed which suppresses the circulating current in both the converter
groups. In addition, the functionality of the line ﬁlter inductor is also integrated.
Flux in various parts of the integrated inductor is analyzed and a design procedure
is also described. The volume and the losses of the proposed solution are compared
with that of the state-of-art solution. The control of the proposed converter system is
discussed. The analysis has been veriﬁed by the simulation and experimental results.
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A
′
g Effective cross-section area of the air gap.
Aw Window area.
Bml Permissible value of the ﬂux density in the limb.
Bmy Permissible value of the ﬂux density in the yoke.
Cd Damping capacitor.
Cf Shunt capacitive branch of the LCL ﬁlter.
Ir Rated current.
Ix Resultant line current.
Ih hth harmonic frequency component of the leg current.
IxH Resultant line current of the high-side converter group.
IxL Resultant line current of the low-side converter group.
Ixk Leg current of phase x of the k VSC.
IxH,c Circulating current between the parallel interleaved VSCs of the high-
side converter group.
IxL,c Circulating current between the parallel interleaved VSCs of the low-
side converter group.
J Current density.
Ks Stacking Factor.
Kw Window utilization factor.
Lc Circulating current inductance.
Nomenclature: Paper K
L f Line ﬁlter inductance.
Lg Grid-side incductor of the LCL ﬁlter.
M Modulation index, deﬁned as the ratio of the peak of the reference signal
to the half of the dc-link voltage.
N Number of turns.
Rd Damping resistor.
Rac AC resistance of the coil.
Rdc DC resistance of the coil.
S VA rating of the converter.
Tc Thickness of the conductor.
Ts Switching interval.
Vx Resultant phase voltage.
V ´xHoH Resultant switched output voltage of high-side converter group.
Vx´LoL Resultant switched output voltage of low-side converter group.
Vph Rated phase voltage.
VxkoH Switched output voltage of phase x of k
th VSC with respect to the oH .
VxkoL Switched output voltage of phase x of k
th VSC with respect to the oL.
Vxs Resultant switched output voltage of phase x.
VxC, f Voltage across the ﬁlter capacitor.
ΔB Peak-to-peak value of the ﬂux density.
	l Reluctance of a limb.
	y Reluctance of the top, the bottom, and the common yoke.
	bl Reluctance of a bridge leg.
	g′1 Equivalent reluctance of an air gap g1.
	g′2 Equivalent reluctance of an air gap g2.
V∗H Reference voltage space vector for HSCG.
V∗L Reference voltage space vector for LSCG.
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Ic Vector representing the circulating current component of the leg currents
of phase x.
Ir Vector representing the resultant current component of leg currents of
phase x.
I Vector representing the leg currents of phase x.
Lc Circulating current inductance matrix.
Vp Switched output voltage vector.
Vv Voltage vector, representing the potential of the common points of the
HSCG and the LSCG.
V Coil voltage vector.
φ Vector representing the ﬂux that links with the corresponding coils.
δ Skin depth.
μ0 Permeability of the air.
φblmax Maximum value of the ﬂux in the bridge legs.
φlmax Maximum value of the ﬂux in the limbs.
φx,k Total ﬂux linking k coil of phase x.
φxby Flux in a bottom yoke.
φxcy Flux in a common yoke.
φxk,cmax Maximum value of the circulating ﬂux component.
φxty Flux in a top yoke.
φymax Maximum value of the ﬂux in the top and the bottom yokes.
ψH Reference voltage space vector angle for HSCG.
ψL Reference voltage space vector angle for LSCG.
ψmax voltage space vector angle for which the circulating ﬂux component
achieves its maximum value.
lg1 Air gap length between the cell and the bridge leg.
lg2 Length of the air gap in the cell structure.
m Number of layers in the coil.
x Subscript, which represents phases a, b, and c.
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1 Introduction
The demand for a high power grid-connected converters has increased in
recent years. However, a power handling capability of the state-of-the-art
semiconductor devices is limited. Therefore the standard two-level Voltage
Source Converter (VSC) alone can not meet the desired high power level in
such applications. One of the ways to increase the current level is to connect
several VSCs in parallel [1, 2]. However, the cabling in case of the low voltage
high current converter systems is a major design challenge [3].
For the given power, the current can be reduced by using a medium volt-
age converter. A three-level neutral point diode clamped (3L-NPC) topol-
ogy is commonly used [4]. However, an extra control efforts are required to
balance the dc-link capacitor voltage [5]. Moreover, the semiconductor loss
distribution is unequal [6] and this may lead to the de-rating of the VSC [3].
On the other hand, the two-level VSC is used extensively in many industrial
applications due to its simple power circuitry and proven technology. There-
fore, it is highly desirable to realize the medium voltage converter system
using the standard two-level VSC.
Many grid-connected applications use transformer between the converter
system and a grid for matching the voltage levels. Also in some applications,
the grid codes demand galvanic isolation. In such systems, the primary wind-
ing can be conﬁgured as an open-end winding and can be fed from both the
ends using two-level VSCs [7]. The number of levels in the output voltage is
same as that of the 3L-NPC and each of the two-level VSC operates with the
half of the dc-link voltage than that of the 3L-NPC. However, common-mode
(CM) circulating current ﬂows through the closed path if both the VSCs are
connected to the common dc-link. The CM circulating current can be sup-
pressed either by using a CM choke [8] or by employing proper Pulse Width
Modulation (PWM) scheme to ensure complete elimination of the CM volt-
age [9, 10]. However, in many applications, isolated dc-links can be readily
derived from the source itself and such extra measures for the CM circulating
current suppression may not be required. For example, the isolated dc-links
can be obtained in
1. PhotoVoltaic (PV) systems by dividing the total number of arrays into
two groups to form separate dc-links [7].
2. Wind Energy Conversion System (WECS): isolated dc-links can be ob-
tained using the dual stator-winding generator [11].
Therefore, the analysis presented in this paper is mainly focused on the dual
converter fed open-end transformer topology with two separate dc-links.
In a dual converter fed open-end transformer topology, each VSC has to
process the rated current. In many high power applications, single two-level
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Fig. K.1: The system conﬁguration of the dual converter fed open-end winding transformer
topology with two separate dc-links. The open-end primary windings are connected to the two
converter groups, with each converter groups having two parallel interleaved two-level voltage
source converters. The integrated inductor is used to suppress the circulating current between
the parallel VSCs of both the converter groups and also used for the line current ﬁltering.
VSC may not be able to supply the rated current. To overcome this problem,
parallel connection of the two-level VSCs in each of the converter groups of
the open-end transformer topology is proposed, as shown in Fig. K.1. In this
way, both the voltage and the current handling capability of the converter can
be increased.
Another issue in the high power converter is the limited switching fre-
quency capability of the semiconductor devices [12]. Therefore, large ﬁlter
components are generally employed in order to comply with the stringent
power quality requirements imposed by the utility [13]. This lead to the
increased cost, size and losses. The size of the ﬁlter components can be re-
duced by improving the harmonic quality of the output voltage of each of
the converter group by interleaving the carrier signals of the parallel con-
nected VSCs [14–16]. However, circulating current is generated between the
parallel VSCs due to hardware and control asymmetries and carrier inter-
leaving further aggravates this problem. This unwanted circulating current
increases stress on the semiconductor switches and causes additional losses
and it should be suppressed.
The circulating current between the parallel VSCs can be suppressed by
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providing magnetic coupling between the parallel interleaved legs of the cor-
responding phases [17–19]. Therefore, in addition to a line ﬁlter inductor, a
circulating current ﬁlter inductor is also required. The size of these induc-
tors can be signiﬁcantly reduced by integrating them into a single magnetic
component [20, 21]. A magnetic integration of both the circulating ﬁlter in-
ductor and the line ﬁlter inductor of both the converter groups is presented
in this paper and the design methodology is also described. The paper is
organized as follows: the system is described in Section II. The integrated
inductor is analyzed in Section III. The design of the integrated inductor is
illustrated in Section IV. The control scheme and the comparative evaluation
is presented in Section V. Section VI ﬁnally summarizes the simulation and
hardware results.
2 System Description
A dual converter fed open-end winding transformer topology with two sep-
arate dc-links is shown in Fig. K.1. Four two-level three phase VSCs are
used. Out of these four VSCs, VSC1 and VSC3 are connected in parallel and
share the same dc-link. The carrier signals of these two parallel two-level
VSCs are interleaved. As a result, three-level resultant voltage waveforms
can be achieved [15, 20]. Therefore, the parallel connection of the VSC1 and
the VSC3 can be treated as a single three-level converter and referred to as
a High-Side Converter Group (HSCG). Similarly, the parallel connection of
the VSC2 and VSC4 forms another converter group, which is referred to as a
Low-Side Converter Group (LSCG). The low-voltage side of the transformer
winding is conﬁgured as an open-end and fed from the both the ends using
the HSCG and the LSCG.
The carrier signals of the parallel connected VSCs are symmetrical inter-
leaved and phase shift between the carrier signals is given in Table K.1. The
phase shift between the carrier signals of the VSCs of each of the converter
groups is 180◦. As a result, the switched output voltages of the respective
phases of both the VSCs are also phase shifted and yield three-level resultant
voltage waveform. As a result, harmonic performance similar to the three-
level converter can be achieved from the two parallel interleaved two-level
VSCs. However, the instantaneous potential difference appears across the
close path when the carrier signals are interleaved. This potential difference
could drive large circulating current between the parallel VSCs due to the
use of the common dc-link. This leads to the increase in the stress and the
losses of the semiconductor devices and the passive components. Therefore,
it is important to suppress the circulating current to some acceptable value
to realize the full potential of the carrier interleaving.
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Table K.1: Phase shift between the carrier signals
Converter VSC1 VSC2 VSC3 VSC4
Phase shift 0◦ 90◦ 180◦ 270◦
−→
VH1
−→
VH2
−→
VH3
−→
VH4
−→
VH5
−→
VH6
−→
V∗H
ψH
(a)
−→
VL1
−→
VL2
−→
VL3
−→
VL4
−→
VL5
−→
VL6
−→
V∗L
ψL
(b)
Fig. K.2: Reference voltage space vector and its formation by the geometrical summation. (a)
Reference voltage space vector for the VSCs of the high-side converter group, (b) Reference
voltage space vector for the VSCs of the low-side converter group. The voltage space vector
angle of the low-side converter group ψL = 180◦ + ψH .
2.1 Modulation
The reference voltage space vectors of both the HSCG and the LSCG have
same magnitude. However, the respective voltage space vector angles (ψH
and ψL) have a phase difference of 180◦, as shown in Fig. K.2. VSCs in both
the converter groups are modulated using the 60◦ clamp discontinuous PWM
(DPWM1) scheme [22]. The clamping intervals of 60◦ are arranged around
the positive and negative peak of the fundamental reference voltage. For
the applications, where the displacement power factor is close to unity, the
switching is avoided when the current through the devices is near its peak.
As a result, the switching losses can be reduced upto 50% compared to that of
the continuous space vector modulation [23]. As most of the grid-connected
renewable energy systems operate with the power factor close to one, the
DPWM1 is considered as a modulation scheme in this paper.
2.2 Harmonic Quality Assessment
The dwell times of the respective voltage vector is same in both of the parallel
VSCs of the given converter group. However, because of the interleaving of
the carrier signal, they are applied at the different time duration, as shown in
Fig. K.3(a). The switching sequences and the switched output voltage of the
individual VSCs (with respect to their individual ﬁctitious reference points,
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Ts
VSC1 switching sequences
VSC3 switching sequences
T0 T1 T2 T2 T1 T0
T2 T1 T0 T0 T1 T2
Va1oH
Va3oH
VSC2 switching sequences
T5 T5 T4 T7 T7 T4 T5
VSC4 switching sequences
T5T5 T4 T7 T7 T4 T5
Va2oL
Va4oL
(a)
V ´aHoH
Va´LoL
Vas
(b)
Fig. K.3: The switching sequences and switched output voltages of phase a for M = 1 and
ψH = 45◦. (a) Individual switched output voltages, (b) Switched output voltages of the high-side
converter group V ´aHoH , the low-side converter group Va´LoL , and the resultant switched output
voltage Vas .
as shown in Fig. K.1) for a particular switching cycle is shown in Fig. K.3(a).
For the parallel interleaved VSCs, the resultant switch output voltage of
a given phase is the average of the individual switched output voltages of the
parallel interleaved legs of that phase and for the HSCG, it is given as
V ´xHoH =
Vx1oH +Vx3oH
2
(K.1)
Similarly, the resultant output voltage of the LSCG is given as
Vx´LoL =
Vx2oL +Vx4oL
2
(K.2)
The resultant switched output voltages of both of the groups (V ´xHoH and
Vx´LoL ) are also shown in Fig. K.3(b), which exhibits three-level voltage wave-
forms. The simulated resultant voltage waveform of the HSCG over a funda-
mental period is shown in Fig. K.4(a). The closed form theoretical harmonic
solution for resultant voltage for asymmetrical regular sampled DPWM1 is
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Fig. K.4: Switched voltages with the modulation index M = 1 and the switching frequency of
750 Hz, These voltages are normalized to (VdcH +VdcL )/2. (a) Resultant switched output voltage
of the high-side converter group, (b) Resultant switched output voltage, (c) Resultant line to line
voltage Vasbs .
derived in [15] and it is used to obtain the harmonic spectra of the resultant
voltage of both the converter groups. The magnitude of the given harmonic
components is the same in the output voltages of the parallel VSCs. However,
the odd multiple of the switching frequency harmonic and their side band
harmonics are phase shifted. As a result, the magnitude of these harmonic
components is considerably reduced in the V ´xHoH and the Vx´LoL , as shown in
Fig. K.5(a).
The resultant switched output voltage Vxs is the difference of the resultant
switched output voltages of the HSCG and the LSCG and it is given as
Vxs = V ´xHoH −Vx´LoL (K.3)
The resultant switched output voltage of phase a (Vas ) in a given switching
period is shown in Fig. K.3(b) and the simulated waveform over a fundamen-
tal period is shown in Fig. K.4(b). The Vas has a multi-level voltage wave-
forms and the major harmonic component appears at the 4th carrier harmonic
frequency component, as shown in Fig. K.5(b). The resultant switched out-
put voltage has signiﬁcant triplen baseband harmonic component. However,
due to the three-wire system and isolated dc-links, these voltage components
do not generate any triplen harmonic frequency current. The resultant line-
to-line voltage, which determines the quality of the output current is also
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Fig. K.5: Theoretical harmonic spectrum of the switched voltages with the modulation index
M = 1 and the switching frequency of 750 Hz. (a) Resultant switched output voltage of the high-
side converter group, normalized to VdcH/2, (b) Resultant switched output voltage, normalized
to
VdcH+VdcL
2 .
shown in Fig. K.4(c).
3 Integrated Inductor
The switched output voltage exhibits ﬁve-level voltage waveform as dis-
cussed in section II. However, the circulating current ﬂows between the paral-
lel interleaved VSCs of the HSCG ( as well as between the VSCs of the LSCG).
The integrated inductor suppresses these circulating currents. Moreover, the
integrated inductor also combines the functionalities of the converter-side in-
ductor L f of the LCL ﬁlter (which is required to achieve desired harmonic
quality of the injected line current). The magnetic structure and the analysis
of the integrated inductor is presented in this section.
3.1 Magnetic Structure of Integrated Inductor
The physical layout of the proposed integrated inductor is shown in Fig.
K.6. The magnetic core is composed of three identical cells for each of the
phases of the three-phase system. Each cell has two limbs and these limbs
are magnetically coupled to each other using the top, the common, and the
bottom yokes. This arrangement forms two windows in each of the cells. Top
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Cell (phase a)
Cell (phase b)
Cell (phase c)
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Coil b1
Coil c1
Air gaps lg
Coil a3
Coil a1
Coil a4
Coil a2
Bridge legs
Bridge legs
Fig. K.6: Physical layout of the proposed integrated inductor.
a1
a3
aH
a3
a4
aL
air gap g1
air gap g2
Ia1
Ia3
IaH
Ia2
Ia4
IaL
Fig. K.7: Magnetic core structure of the integrated inductor. The ﬂux paths are illustrated when
the coils of phase a are excited.
window provides the space to receive the coils corresponding to the HSCG
(coils x1 and x3). Similarly, the coils of the LSCG are also placed around the
limbs and accommodated in the bottom window area of the cell, as shown
in Fig. K.6. The cells of all the three phases are magnetically coupled to each
other using the bridge legs. Necessary air gaps (g1 as shown in Fig. K.7)
are introduced between the cells and the bridge legs in order provide energy
storage to achieve desired value of the converter-side inductor L f . Similarly
small air gaps (g2 as shown in Fig. K.7) are also provided in the cell structure
to obtain the desired value of the circulating current inductance.
The starting terminals of both the coils of phase x, housed in the top
window, are connected to the output terminals of phase x of the VSCs of
the HSCG (x1 and x3), whereas the ending terminals are connected together
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Fig. K.8: Simpliﬁed reluctance model of the integrated inductor.
to from the common connection point xH , as shown in Fig. K.7. Similarly,
the output terminals of the phase x of the VSCs of the LSCG (x2 and x4) are
connected to the starting terminals of the coils housed in the bottom window
and ending terminals are connected to the common point xL. Both of the coils
of the particular converter group are wound in the same direction. However,
the direction of the coils of the HSCG cell is opposite to the direction of the
coils of the LSCG cell, as shown in Fig. K.7.
3.2 Flux Linking with the Coils
The simpliﬁed reluctance model of the proposed inductor is shown in Fig.
K.8. The permeability of the magnetic material is assumed to be constant
and the effect of the leakage ﬂux is neglected. The analysis is presented for
one of the phases. By solving the reluctance model, the ﬂux linking with each
of the coils is given as
φx1 =
L1
N
(Ix1 + Ix3) +
L2
2N
(Ix1 − Ix3)−
L3
2N
(Ix2 − Ix4) (K.4)
φx2 = −
L1
N
(Ix2 + Ix4)−
L2
2N
(Ix2 − Ix4) +
L3
2N
(Ix1 − Ix3) (K.5)
φx3 =
L1
N
(Ix1 + Ix3)−
L2
2N
(Ix1 − Ix3) +
L3
2N
(Ix2 − Ix4) (K.6)
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φx4 = −
L1
N
(Ix2 + Ix4) +
L2
2N
(Ix2 − Ix4)−
L3
2N
(Ix1 − Ix3) (K.7)
where
L1 =
N2
2	L + 2	bl + 2	g′1
(K.8)
L2 =
4N2(	L +	y)
(2	L +	y)(2	L + 3	y) (K.9)
L3 =
2N2	y
(2	L +	y)(2	L + 3	y) (K.10)
RL is the sum of the reluctance of the limb and the reluctance of the air gap
g2 and it is given as RL = Rl +	g′2 .
The ﬂux in the top and the bottom yokes of the cell are given as
φxty =
L2
2N
(Ix1 − Ix3)−
L3
2N
(Ix2 − Ix4) (K.11)
φxby =
L2
2N
(Ix2 − Ix4)−
L3
2N
(Ix1 − Ix3) (K.12)
and ﬂux in the common yoke is:
φxcy =
N
2	l + 3	y (−Ix1 − Ix2 + Ix3 + Ix4) (K.13)
From the ﬂuxes, the voltage across each of the coils can be obtained as
V =
−→
Vp − Vv = N ddtφ (K.14)
where V ,
−→
Vp and Vv are the voltage vectors and they are represented as
V =
[
Vx1xH Vx2xL Vx3xH Vx4xL
]T (K.15)
−→
Vp =
[
Vx1oH Vx2oL Vx3oH Vx4oL
]T (K.16)
Vv =
[
VxHoH VxLoL VxHoH VxLoL
]T (K.17)
φ =
[
φx1 φx2 φx3 φx4
]T (K.18)
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3.3 Line Filter Inductor and Circulating Current Inductor
The leg currents Ixk has two components:
1. Resultant line current component (comprises of fundamental frequency
component and small ripple current component).
2. Circulating current component.
Assuming equal current sharing between the parallel connected VSCs, the
leg current vector can be decomposed as
I = Ir + Ic (K.19)
where
I =
[
Ix1 Ix2 Ix3 Ix4
]T (K.20)
Ir =
[
IxH
2
IxL
2
IxH
2
IxL
2
]T
(K.21)
Ic =
[
IxH,c IxL,c −IxH,c −IxL,c
]T (K.22)
where the resultant current components are
IxH = Ix1 + Ix3 , IxL = Ix2 + Ix4 (K.23)
and circulating current components are given as
IxH,c =
Ix1 − Ix3
2
and IxL,c =
Ix2 − Ix4
2
(K.24)
Using (K.14), the voltages across the coil x1 and x3 are obtained and substi-
tuting the leg currents in these equation yield
Vx1oH −VxHoH = L1
dIxH
dt
+ L2
dIxH,c
dt
− L3
dIxL,c
dt
(K.25)
Vx3oH −VxHoH = L1
dIxH
dt
− L2
dIxH,c
dt
+ L3
dIxL,c
dt
(K.26)
Averaging the voltages across the coils of the HSCG (K.25) and (K.26) yields
V ´xHoH −VxHoH = L1
dIxH
dt
(K.27)
where V ´xHoH is the average value of the switched output voltages of the
HSCG, as given in (K.1). Similarly, the voltages across the coils x2 and x4
are given as
Vx2oL −VxLoL = −L1
dIxL
dt
− L2
dIxL,c
dt
+ L3
dIxH,c
dt
(K.28)
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coil x1
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L2
2 , Lx1x3 = Lx2x4 = L1 − L22
Lx1x2 = Lx1x4 = Lx3x2 = Lx3x4 =
L3
2
Fig. K.9: Electrical equivalent circuit of the integrated inductor. The integrated inductor offers
inductance Lc to the circulating current and inductance L f to the resultant line current. The LCL
ﬁlter is used for the line current ﬁltering, where L f acts like a converter-side inductance of the
LCL ﬁlter. The transformer leakage inductance Lg is used a grid-side inductance. The damping
branch Rd/Cd is used in parallel with the capacitive branch Cf to provide damping.
Vx4oL −VxLoL = −L1
dIxL
dt
+ L2
dIxL,c
dt
− L3
dIxH,c
dt
(K.29)
and averaging the voltage across the coils of the LSCG gives
Vx´LoL −VxLoL = L1
dIxL
dt
(K.30)
where Vx´LoL is the average value of the switched output voltage of the LSCG,
as given by (K.2).
The electrical equivalent circuit of the integrated inductor is derived and
it is shown in Fig. K.9. For the open-end transformer topology, the resultant
line current Ix = IxH = −IxL . Substituting this in (K.27) and (K.30) give
Vxs −VxC, f = 2L1
dIx
dt
(K.31)
where Vxs is the resultant switched voltage and and VxC, f is the voltage across
the line ﬁlter capacitor Cf and given as
Vxs =
(Vx1oH +Vx3oH
2
)− (Vx2oL +Vx4oL
2
)
(K.32)
and
VxC, f = VxHoH −VxLoL (K.33)
Since two separate dc-links are employed, the common mode circulating cur-
rent between the HSCG and the LSCG is zero and IxH and IxL only have
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the differential current components. Therefore, using (K.31), the line ﬁlter
inductance L f is given as
L f =
2N2
2	l + 2	bl + 2	g′1 + 2	g′2
= μ0N2
(Ag′1
lg1
+
Ag′2
lg2
) (K.34)
where Ag′1
and Ag′2
are the effective cross-section area of an air gaps g1 and
g2, respectively and it can be obtained by evaluating the cross-section area
of the air gap after adding length of the air gap to each dimension in the
cross-section.
For the parallel interleaved VSCs, the switched output voltages of the
parallel interleaved legs are phase shifted and the difference of these voltages
drives the circulating current. Using (K.25) and (K.26), the difference of the
switched output voltages of the parallel VSCs of the HSCG are given as
Vx1oH −Vx3oH = 2L2
dIxH,c
dt
− 2L3
dIxL,c
dt
(K.35)
similarly, subtracting (K.29) from (K.28) yields
Vx2oL −Vx4oL = 2L3
dIxH,c
dt
− 2L2
dIxL,c
dt
(K.36)
Using (K.35) and (K.36), the circulating currents are described as[
Vx1oH −Vx3oH
Vx2oL −Vx4oL
]
= Lc
d
dt
[
IxH,c
IxL,c
]
(K.37)
where Lc is the circulating current inductance matrix and given as
Lc =
[
2L2 −2L3
−2L3 2L2
]
(K.38)
The value of Lc should be should be chosen to limit the circulating current to
some acceptable limits.
4 Design Methodology
The design equations for the integrated inductor are derived in this section.
The design methodology is also illustrated by carrying out the design of the
integrated inductor for 12 MVA, 3.3 kV Wind Energy Conversion System
(WECS).
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4.1 Design Equations
The ﬂux linking with each of the coils can be decomposed into three cate-
gories:
1. Fundamental frequency ﬂux component.
2. Ripple component of the ﬂux with dominant component at 4th carrier
frequency harmonic.
3. Circulating ﬂux with dominant component at 1st carrier frequency har-
monic.
The ripple component of the ﬂux is very small compared to the fundamental
frequency component and the circulating ﬂux component. Therefore, the
effect of the ripple component is neglected in the design.
4.1.1 Fundamental Frequency Flux Component φxk, f
Using (K.4), the fundamental component of the ﬂux linking with the coil is
given as
φak, f (t) =
L f S
3
√
2NVph
cos(ψ − θ) (K.39)
φak, f attains its maximum value for the space vector angle ψ = θ.
4.1.2 Circulating Flux Component φxk,c
From (K.4) and (K.6), the circulating ﬂux components that links with the coils
of the HSCG are obtained as
φa1,c(t) = −φa3,c(t) =
L2
N
IaH,c −
L3
N
IaL,c (K.40)
By obtaining the values of the IaH,c and IaL,c form (K.37) and substituting in
(K.40) yields
φa1,c(t) = −φa3,c(t) =
λH(t)
2N
(K.41)
where
λH(t) =
∫
(Va1oH −Va3oH )dt (K.42)
Similarly, the circulating ﬂux component that links with the coils of the LSCG
are obtained as
φa2,c(t) =
1
2N
∫
(Va2oL −Va4oL)dt =
λL(t)
2N
(K.43)
The analysis of the variation of the λH(t) with the modulation index M and
the space vector angle ψ is presented in [24, 25]. The peak value of the λH(t)
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Fig. K.10: The switching sequences and switched output voltage difference of the HSCG and the
LSCG for phase a for M = 1 and ψH = 84.7◦.
is different in every sampling interval due to the change in the dwell times of
the voltage vector. Let the maximum value out of these peak values is λHmax
and it is given as
λHmax =
{ √
3M
4 VdcHTs, 0 ≤ M < 1/
√
3
1
4VdcHTs, 1/
√
3 ≤ M < 2/√3 (K.44)
For the grid connected applications, the modulation index M varies in a
small range close to one. Therefore, the maximum value of the circulating
ﬂux component is given as
φa1,cmax =
VdcHTs
8N
(K.45)
The φa1,c(t) achieves φa1,cmax value at the space vector angle ψmax, as shown in
Fig. K.10 and ψmax is given as
ψmax = 120◦ − arcsin( 1√
3M
) (K.46)
4.1.3 Maximum Flux Value in the Bridge Legs
The common component of the ﬂuxes that links with coils x1 and x3 pass
through the bridge legs and the maximum value of this ﬂux component is
given as
φblmax =
L f S
3
√
2NVph
(K.47)
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4.1.4 Maximum Flux Value in the Top and the Bottom Yokes
The circulating component of the ﬂux is conﬁned in the cell. Therefore, the
maximum value of the ﬂux in the top and the bottom yokes φymax is
φymax =
VdcHTs
8N
(K.48)
4.1.5 Maximum Flux Value in the Common Yoke
Using (K.13), the ﬂux in the common yoke is obtained as
φcy(t) =
−2N
2	l + 3	y (IaH,c + IaL,c) (K.49)
Substituting the values of IaH,c and IaL,c in (K.49) yields
φcy(t) =
1
2N
[λH(t) + λL(t)] (K.50)
The difference of the switched output voltages of the HSCG and the LSCG
are shown in Fig. K.10. The voltage level of the d(λH(t) + λL(t))/dt is VdcH +
VdcL , which is twice as that of the dλH(t)/dt and dλL(t)/dt. However, the
duration for which this voltage appears is half than that of the dλH(t)/dt and
dλL(t)/dt. The maximum value of the φcy(t) is given as
φcymax =
(VdcH +VdcL)Ts
16N
(K.51)
Assuming VdcH = VdcL , the value of the φcymax = φymax . Therefore, despite
the common yoke carrying sum of the circulating ﬂuxes of the HSCG and
the LSCG, the required cross-section area of the common yoke is the same as
that of the top and the bottom yokes. This also leads to the volume reduction
of the integrated inductor.
4.1.6 Maximum Flux Value in the Limb
The ﬂux in the limb is given as
φal (t) = φa1, f (t) + φa1,c(t) (K.52)
As it is evident from (K.39), the space voltage vector angle at which the φa1, f
attains the maximum value depends on the displacement power factor angle.
Whereas, the space vector angle at which the φa1,c attains the maximum value
depends on the modulation index M, as given in (K.46). Therefore, in order
to obtain the worst case value of the ﬂux φlmax , the operating range of the θ
and M should be known. For the WECS application, the converter should be
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Table K.2: Values of the ﬂux in the limb for different voltage space vector angles
Value Conditions
Nφal (t) |ψ=0◦=
L f S
3
√
2Vph
θ = 0◦
Nφal (t) |ψ=30◦=
0.978L f S
3
√
2Vph
+
0.354VdcH Ts
8 θ = 18
◦, M = 0.95
Nφal (t) |ψ=82.5◦=
0.429L f S
3
√
2Vph
+
VdcH Ts
8 θ = 18
◦, M = 0.95
able to supply the current with the displacement power factor within a range
of 0.95 lagging to 0.95 leading [13]. Therefore, the displacement power factor
angle varies from −18◦ to 18◦ (−18◦ ≤ θ ≤ 18◦). The modulation index
in grid connected application varies in a small range in vicinity to one and
therefore M is assumed to be vary between 0.95 to 1.1 (0.95 ≤ M ≤ 1.1). The
ﬂux linkage in the limb for different space voltage vector angels for speciﬁc
operating conditions are given in Table K.2. The maximum value of the ﬂux
in the limb φlmax is maximum out of the ﬂux values given in Table K.2.
4.2 Design Example
The integrated inductor is designed for the 13.2 MVA, 3.3 kV WECS. A small
scale prototype has been also designed and built. The system parameters of
both the systems are speciﬁed in Table K.3. The parameters of the line ﬁlter
are obtained using the procedure outlined in [15, 26]. The functionalities of
the converter-side inductor L f and the circulating current inductor are inte-
grated in the designed inductor.
The line ﬁlter inductor for the high power systems generally requires
large air gap and it is often realized by having several discrete air gaps. How-
ever, in the case of the proposed integrated inductor, the length of the air gap
in the cell structure (lg2 ) is limited by the required value of the circulating
current inductance as given in (K.9), (K.10), and (K.38). The design example
of the high power system is considered to demonstrate how to address this
issue and two possible approaches are presented.
4.2.1 Integrated Inductor Using Discrete Bridge Blocks
In this approach, several discrete core blocks with an air gap in between them
are inserted between the cell and the bridge legs to realized several discrete
air gaps. The ﬁrst iteration of the design parameters are obtained using the
steps illustrated below and then the Finite Element Analysis (FEA) is carried
out to ﬁne tune the design parameters.
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Table K.3: System Parameters for Simulation and Experimental Study
Parameters Simulation study Experiment
Power 13.2 MVA (12 MW) 11 kVA (10 kW)
Switching frequency 750 Hz 750 Hz
AC voltage (line-to-line) 3300 V 400 V
VdcH = VdcL 2900 V 350 V
Base impedance 0.825 Ω 14.54 Ω
Base inductance 2.6 mH 46.3 mH
Base capacitance 3.9 mF 0.218 mF
L f 370 μH (0.14 pu) 6.1 mH (0.135 pu)
Lg 290 μH (0.11 pu) 5 mH (0.11 pu)
Cf = Cd 193 μF (0.05 pu) 11 μF (0.05 pu)
Lc 2.2 mH (0.85 pu) 39 mH (0.85 pu)
The maximum value of the ﬂux density in the limb is obtained as
Blmax =
1
NAcl
(0.429L f S
3
√
2Vph
+
VdcHTs
8
)
(K.53)
Each of the windows should be able to carry two coils with half of the rated
current ﬂowing through it. Therefore,
N =
KwAwJ
Ir
(K.54)
Using (K.53) and (K.54), the product of the cross section area of the limb and
the window area is obtained as
Acl Aw =
Ir
Bml JKw
(0.429L f S
3
√
2Vph
+
VdcHTs
8
)
(K.55)
Suitable core to match the area product requirement should be selected. Once
the value of Acl is know, the number of turns in each coil is obtained using
(K.53) and it is given as
N =
1
Bml Acl
(0.429L f S
3
√
2Vph
+
VdcHTs
8
)
(K.56)
where Acl = Ks × A× E for the geometrical parameters shown in Fig. K.6.
Only the circulating ﬂux component ﬂows through the yokes and the cross-
section area of the yokes can be obtained as
Acy =
VdcHTs
8NBmy
(K.57)
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Table K.4: Parameters of the designed integrated inductor. See Fig. K.6 for deﬁnitions. All
parameters are given in mm.
System A,B,E,F,G C D H N Acu (mm2)
12 MW 205 300 180 1025 14 400
10 kW 25 75 25 25 104 2.62
(a) (b) (c)
Fig. K.11: The ﬂux density distribution in the magnetic core. (a) Phase shifted components of
switched output voltage of the carrier frequency harmonics are applied across the coils (space
vector angle is 240◦. Therefore, phase c is clamped to the dc bus, so the coils of the cells of
only phase a and phase b are excited), (b) Coils are excited with the common component of the
current (Iak = 1600 A, Ibk = Ick =-800A), (c) Photograph of the implemented inductor for a 11
kVA prototype.
The cross section area of the bridge leg can be obtained from the (K.47) and
it is given as
Acbl =
L f S
3
√
2NBmblVph
(K.58)
and the Acbl = Ks × G× F. The inductance offer to the circulating current is
given as
Lc ≈ 2L2 = 2N
2
	g′2
=
2μ0N2Ag′2
lg2
(K.59)
Using (K.59), the value of the lg2 is obtained. Once lg2 is know, the value of
lg1 is obtained using (K.34).
The design parameters obtained using the outlined procedure is ﬁne
tuned using the FEA and they are speciﬁed in Table K.4. Two air gaps having
3 mm length each is inserted in the cell structure and six discrete air gaps
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air gap g1
Bridge leg
air gaps g2 x x x
Coil a1
N1 turns N2 turns
N1 turns
N2 turns
Coil a3
Fig. K.12: Integrated inductor with split winding arrangement. Each coil is divided into two
groups.
of 2.6 mm length have been inserted between cell and the bridge legs. The
window utilization factor Kw is taken to be 0.3 and the current density is
considered to be J =3 A/mm2. The ﬂux density distribution is shown in Fig.
K.11(a) and Fig. K.11(b). The inductance values are obtained using the FEA
and the L f and Lc are calculated to be 395 uH and 2.2 mH, respectively.
4.2.2 Integrated Inductor Using Split Windings
In above mentioned approach, several discrete air gaps are realized using the
bridge blocks as shown in Fig. K.11(a) and Fig. K.11(b). The requirement of
the additional bridge blocks can be avoided by introducing discrete air gaps
in the cell structure (which increases the value of the lg2 ). However, this leads
to the increase in the reluctance of the limb 	L, which in turn result into the
low value of the circulating current inductance Lc. For the given lg2 , high
value of the Lc can be achieved by increasing the number of turns. However,
increasing the number of turns also affects the value of the L f and demands
larger value of the lg1 , as it is evident from (K.34). The values of both the
L f and Lc depends on the number of turns and may sometime cause design
bottleneck. This can be addressed by using the split coils, as shown in Fig.
K.12.
The coil arrangement of the HSCG of the phase a is shown in Fig. K.12
for the illustration. The number of turns in coil a1 is split in two parts. The
ﬁrst part with N1 number of the turns is wound around the limb a1 with the
coil direction shown in Fig. K.12, whereas other part with N2 turns wound
around limb a3 in the opposite direction of that of the ﬁrst part. The same
arrangement has been done for the coil a3 as well. In this arrangement, the
common component of the ﬂux produced by N1 turns of the coil a1 is in
opposite to the common component of the ﬂux produce by the N2 turns of
the coil a3. On the other hand, the circulating ﬂux components produced
by the N1 turns of the coil a1 and N2 turns of the coil a3 are in the same
399
Nomenclature: Paper K
Table K.5: Design Equations for integrated inductor with split windings
Parameter Value
φak, fmax = φblmax
L f S
3
√
2(N1−N2)Vph
φa1,cmax = φymax
VdcH Ts
8(N1+N2)
φcymax
(VdcH+VdcL )Ts
16(N1+N2)
L f μ0(N1 − N2)2
( Ag′1
lg1
+
A
g
′
2
lg2
)
Lc 2lg2
μ0(N1 + N2)2Ag′2
abc
αβ
IαIβ
+-
I∗α , I∗β
GPR(s) abc
αβIaH
IbHIcH
++
Ia1Ib1Ic1
-+
Ia3Ib3Ic3
X
0.5
IaH,c
IbH,cIcH,c
abc
αβ0
+-
0
GPR(s)
αβ0
abc
++
-+
V∗a1 ,V
∗
b1
,V∗c1
V∗a3 ,V
∗
b3
,V∗c3
Ia2Ib2Ic2
Ia4Ib4Ic4
+- X
0.5
IaL,cIbL,cIcL,c abc
αβ0
+-
0
GPR(s)
αβ0
abc
++
-+
-1 X V∗a2 ,V∗b2 ,V∗c2
V∗a4 ,V
∗
b4
,V∗c4
Fig. K.13: Control scheme. The active and reactive currents are controlled by controlling the
resultant output current of the high-side converter group. As IaH = −IaL , the resultant current
of the LSCG is also indirectly controlled. The circulating current between the parallel VSCs in
both the converter groups is also controlled.
direction. As result, the desired value of the L f and Lc can be obtained by
choosing proper values of the N1 and N2. The relevant design equations are
given in Table K.5.
5 Control Schemes and Performance Evaluation
5.1 Control Scheme
In this study, it is assumed that the dc-link voltages of both the HSCG and the
LSCG are maintained to be equal. Therefore, the control scheme is designed
to inject the desired active and reactive current, as shown in Fig. K.13. The
parameter mismatch between the parallel converter may cause fundamental
frequency component to be present in the circulating current, which may
cause the saturation of the integrated inductor. Therefore, the control scheme
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ia also designed to maintain equal current sharing between the parallel VSCs
so that the fundamental frequency component in the circulating current is
ensured to be zero.
5.1.1 Active and Reactive Current Control
The active and the reactive currents are controlled by controlling the resultant
output current of the HSCG IaH . As IaH = −IaL , the resultant current of the
LSCG is also indirectly controlled. The control variables are transformed into
a αβ frame and controlled using the Proportional-Resonant (PR) controller.
The PR controller is represented as GPR(s) and it is given as
GPR(s) = Kp + ki
s
s2 + ω20
(K.60)
where ω0 is the angular speed of the grid voltage and kpc and kic are the
proportional and the integral gain of the PR controller. The control and PWM
delay is represented by the ﬁrst order approximation of the Gd(s), where
Gd(s) = e−
sTs
4 . From Fig. K.9 and using (K.31), (K.32), and (K.33), the ﬁlter
transfer Gf (s) = Ix(s)/Vx(s) is derived as
Gf (s)=
1
sL f
s3+s2
Cf+Cd
Cf CdRd
+s 1LgCf +
1
LgCf CdRd
s3+s2
Cf+Cd
Cf CdRd
+s
L f+Lg
L f LgCf
+
L f+Lg
L f LgCf CdRd
(K.61)
The parameters of the designed ﬁlter are given in Table K.3. The continuous
transfer functions are discretized and the current controller parameters are
calculated in the discrete time domain using the root locus theory. The pa-
rameters of the PR controller of the active and reactive current controller are
Kp = 3.1 and Ki = 605.
5.1.2 Circulating Current Control
The circulating current between the parallel VSCs in both the HSCG and
the LSCG is controlled by modifying the reference voltage generated by the
active and reactive current control loop. The circulating current is obtained
from the leg currents. As the leg currents are sampled at the top and the
bottom of the carrier signals, the switching frequency ripple component is
ﬁltered out. The fundamental frequency component of the circulating current
is then controlled to be zero using the Proportional-Resonant (PR) controller,
represented by GPRc in Fig. K.13. As the circulating currents also have a zero
sequence component, it is also controlled (in addition to the αβ component
of the circulating current) using the PR controller. The model describing the
circulating current behavior is given by (K.37) and it is used to derive the
controller gains, which are obtained as kpc = 8.22 and kic = 4305.
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Table K.6: Semiconductor losses at different loading conditions
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Conduction losses (kW) 5.48 13.43 23.45 35.65
Switching losses (kW) 20.6 39.0 52.67 70.0
Total (kW) 26.08 52.43 76.12 105.65
5.2 Loss Evaluation
The semiconductor losses and the losses in the integrated inductor are eval-
uated in this section.
5.2.1 Semiconductor Losses
For the system speciﬁcations considered in this study, the VSCs can be real-
ized using the 4.5 kV, 1200 A Insulated Gate Bipolar Transistor (IGBT). The
use of the IGBT FZ1200R45KL3-B5 from the Inﬁneon Technologies is consid-
ered. The losses are calculated using PLECS, where the required data are
obtained from the device data sheet. The semiconductor losses at various
loading conditions are given in Table K.6.
5.2.2 Inductor Losses
The core and the copper losses of the integrated inductor are calculated for
the high power system, with the design parameters given in Table K.4.
The Improved Generalized Steinmetz Equation (IGSE) [27, 28] is used to
calculate the core losses. The core losses per unit volume is given as
Pf e,v =
1
T
T∫
0
ki|dB(t)dt |
α(ΔB)β−αdt (K.62)
where α, β and ki are the constants determined by the material characteristics.
The time domain simulation of the integrated inductor is carried out using
the magnetic toolbox in PLECS, which uses permeance-capacitance analogy
to model the inductor. The simulated ﬂux density waveforms in the various
parts of the magnetic structure of the integrated inductor are shown in Fig.
K.14. The ﬂux in the yoke has a major harmonic component at the carrier
harmonic frequency, whereas the ﬂux in the bridge legs is mainly comprised
of the fundamental frequency component, as shown in Fig. K.14(d). The ﬂux
in the limb is the addition of the common ﬂux component and circulating
ﬂux component, as shown in Fig. K.14(a). The maximum value of the ﬂux
in the common yoke is the same as that of the top and the bottom yoke as
shown in Fig. K.14(b), which is in agreement with the analysis presented in
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Fig. K.14: Simulation results at rated operating conditions. (a) Flux density in the limb of the cell
of the integrated inductor, (b) Flux density in yoke of the cell, (c) Flux density in the common
yoke, (d) Flux density in the bridge leg.
section IV. Core losses due to these components are evaluated separately.
The copper loss is evaluated by considering the ac resistance of the wind-
ing, which takes into account the skin and proximity effects [29]. The total
winding losses are given as [30]
Pcu = Rdc
∞
∑
h=1
kph I
2
h (K.63)
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ)
+
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
] (K.64)
and Δ = Tc/δ.
The core and the copper losses of the integrated inductor at different
loading conditions are calculated and given in Table K.7.
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Table K.7: Core and copper losses of the integrated inductor at different loading conditions
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.03 2.85 5.89 10.17
Core losses (kW) 5.1 5.52 5.88 6.26
Total (kW) 6.13 8.37 11.77 16.43
Table K.8: Design parameters of the coupled inductor and harmonic ﬁlter inductor in the sepa-
rate inductor case.
Parameter Turns Coil current Core cross-sectional area
Coupled inductor 14 1154 A 32.6×10−3 m2
Line inductor 9 2308 A 47.43×10−3 m2
Table K.9: Volumetric comparison in ltr.
Material Amorphous Laminated steel Copper
Separate inductor 336 373 105
Integrated inductor 351 172 62
% change + 4.4% - 53.8% - 40.9%
5.3 Comparative Evaluation
The advantages offered by the integrated inductor is demonstrated by com-
paring its volume and losses with that of the separate inductor case. The
values of the inductance, the ﬂux density, the current density, and the win-
dow utilization factor are assumed to be the same in both the cases. Typically
the Coupled Inductor (CI) is used to suppress the circulating current between
the parallel VSCs and it is considered for circulating current suppression be-
tween the parallel VSCs in both the converter groups for the separate inductor
case. Each of the converter groups are assumed to have separate line ﬁlter
inductor with the value L f/2 and with the coil current of Ix = IxH = −IxL .
Two limb magnetic structure is considered for the CI, whereas the line ﬁlter
inductor is assumed to be realized using the three-phase three-limb inductor.
The design parameters of the CIs and the line ﬁlter inductors, considered for
the separate inductor case, are given in Table K.8.
The line ﬁlter inductor is assumed to be made from the grain oriented
laminated steel with lamination thickness of 0.35 mm, whereas the use of
the amorphous alloys 2605SA1 is considered for the CIs. The volume of the
various materials is compared and given in Table K.9. The integrated induc-
tor leads to the 26.2% reduction in the volume of the magnetic material and
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Table K.10: Total core and copper losses for the separate inductors case at different loading
conditions
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.55 4.64 9.81 17.04
Core losses (kW) 6.27 7.08 8.12 8.93
Total (kW) 7.82 11.72 17.93 25.97
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Fig. K.15: Simulation current waveforms. (a) Output current of VSC1 Ia1 , (b) Output current of
VSC3 Ia3 , (c) Circulating current IaH,c , (d) Output current of high-side converter group IaH .
40.9% reduction in the volume of the copper.
The core and the copper losses in the separate inductor case are evaluated
and given in Table K.10. As evident from Table K.7 and Table K.10, the losses
in the case of the integrated inductor are less compared to the separate induc-
tor case over the whole operating range. This not only increase the system
efﬁciency but also reduces the cooling requirement.
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Fig. K.16: Simulated waveforms for a step response of the current control when the reference
current was changed from 0.25 pu to 1 pu. (a) Leg currents of all phases of VSC1 (Ia1 , Ib1 , Ic1 ), (b)
Resultant current of the high-side converter group (IaH , IbH , IcH ), (c) Current through the shunt
capacitive branch of the LCL ﬁlter, (d) Injected grid current (Ia,g, Ib,g, Ic,g).
6 Simulation and Experimental Results
Time-domain simulations are carried out using PLECS. Fig. K.15 shows the
simulated waveforms of the phase a at the rated load operation. The circulat-
ing current between the VSCs of the HSCG is shown in Fig. K.15(c), which is
within the deﬁned limit. The current waveforms of only the HSCG are shown
as the waveforms of the LSCG are also identical (IxH = −IxL ). The waveform
of the output current of the HSCG has very small ripple component as shown
in Fig. K.15(d), which proves the effectiveness of the integrated inductor.
Figs. K.16 shows the simulated current waveforms for a step response
of the current control when the reference current was changed from 0.25 pu
to 1 pu. The corresponding ﬂux density waveforms for the phase a are also
shown in Fig. K.17. As it is evident for the Fig. K.17(b), the dc component
is avoided in the circulating ﬂux due to the simultaneous sampling of the
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Fig. K.17: Simulated ﬂux density waveforms for a step response when the reference current was
changed from 0.25 pu to 1 pu. (a) Flux density in the limb of the cell of the integrated inductor,
(b) Flux density in yoke of the cell, (c) Flux density in the common yoke, (d) Flux density in the
bridge leg.
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VSC3
VSC4
DC source
HSCG
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Transformer
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Controller Inductor
Fig. K.18: Experimental setup.
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Ia1 (10 A/div.)
Ia3 (10 A/div.)
Ia2 (10 A/div.)
Ia4 (10 A/div.)
Fig. K.19: Output current of phase a of the individual VSCs. (a) Ch1: Ia1 , Ch2: Ia3 , Ch3: Ia2 , Ch4:
Ia4 .
2× IaH,c (5 A/div.)
2× IaL,c (5 A/div.)
IaH = −IaL (10 A/div.)
Ia,g (10 A/div.)
Fig. K.20: Experimental waveforms of the phase a. (a) Ch1: Circulating current between the
VSCs of the high-side converter group (2× IaH,c ), Ch2: Circulating current between the VSCs of
the low-side converter group (2× IaL,c ), Ch3: Output current of the high-side converter group
(IaH ), Ch4: Output current (Ia,g).
parallel VSCs [31]. As a result, the inductor saturation during the transient is
avoided.
The experimental setup is shown in Fig. K.18. The results were obtained
for the system shown in Fig. K.1. The electrical equivalent circuit of the inte-
grated inductor along with the LCL ﬁlter arrangement is shown in Fig. K.9.
The VSCs of the HSCG and the LSCG are connected to separate dc-link, fed
from two isolated dc supplies. The VSCs were modulated using the DPWM1
and the modulator is implemented using TMS320F28346 ﬂoating-point digi-
tal signal processor. The implemented inductor was built and its photograph
is shown in Fig. K.11(c). The dimensions of the implemented inductor are
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speciﬁed in Table K.4. The cell structure is realized using amorphous alloys
2605SA1, whereas laminated steel is used for the bridge legs.
The integrated inductor offers inductance Lc to the circulating current and
inductance L f to the resultant line current. The LCL ﬁlter is used for the line
current ﬁltering, where L f is used as a converter-side inductance of the LCL
ﬁlter. The Y/Δ transformer is used with the star-side winding reconﬁgured
as an open-ended winding. The leakage inductance of the transformer is
measured to be 3.1 mH. The transformer leakage along with the discrete 1.9
mH inductor forms the grid-side inductor Lg. The damping branch Rd/Cd
is used in parallel with the capacitive branch Cf to provide damping. The
system parameters are speciﬁed in Table K.3.
The output currents of phase a of the individual VSCs of both the HSCG
and the LSCG during the steady-state operating condition (of rated active
power) are shown in Fig. K.19. The individual VSCs are operated with
the switching frequency of 750 Hz, and the switched output voltages of the
individual VSCs has a major harmonic component at the carrier frequency
harmonics. However, these voltage components are phase shifted for two
parallel interleaved VSCs and the integrated inductor offers very high induc-
tance (Lc=39 mH) to these components. As a result, the circulating current
between the VSCs of the HSCG IaH,c is effectively suppressed, as shown in
Fig. K.20. The measured peak value of the circulating current between the
VSCs of the HSCG is 1.6 A, which is around 15% of the amplitude of the
output current of the individual VSCs. The circulating current between the
VSCs of the LSCG IaL,c is also suppressed to 1.6 A (peak value), as shown in
Fig. K.20. In addition to the desired fundamental frequency component, the
resultant current of the HSCG IaH also has ripple current components with
the major harmonic frequency component at the 4th carrier harmonics. These
high frequency ripple components are attenuated in the injected grid current
Ia,g by the LCL ﬁlter, as it is evident from the Ia,g waveform in Fig. K.20.
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Ia1 (5 A/div.)
Step change applied
Ib1 (5 A/div.) Ic1 (5 A/div.)
2× IaH,c (5 A/div.)
(a)
IaH (5 A/div.)
Step change applied
IbH (5 A/div.) IcH (5 A/div.)
2× IaL ,c (5 A/div.)
(b)
VaHaL (250 V/div.) Step change applied
VbHbL (250 V/div.)
VcHcL (250 V/div.)
(c)
Fig. K.21: Experimental waveforms for a step response when the reference current was changed
from 0.25 pu to 1 pu. (a) Ch1: Ia1 , Ch2: Ib1 , Ch3: Ic1 , and Ch4: IaH ,c, (b) Ch1: IaH , Ch2: IbH , Ch3:
IcH , and Ch4: IaL ,c, (c) Ch1: VaHaL , Ch2: VbHbL , and Ch3: VcHcL .
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The experimental waveforms when a step change (0.25 pu to 1 pu) is
applied in the reference current are shown in Fig. K.21. Fig. K.21(a) shows
the leg current of all the phases of the VCS1, along with the circulating current
between the VSCs of the HSCG IaH ,c. The resultant line current of the all
three phases of the HSCG are shown in Fig. K.21(b). The integrated inductor
offers the desired line ﬁlter inductance (converter-side inductance of the LCL
ﬁlter), as it is evident from the waveform quality of the resultant line current
of the HSCG. The circulating between the parallel converters of the LSCG is
also shown in Fig. K.21(b). The simultaneous sampling of the parallel VSCs
avoids the dc ﬂux injection during the transient conditions, as evident from
the circulating currents IaH ,c and IaL ,c. The circulating current controller also
ensures the saturation free operation of the integrated inductor by controlling
the fundamental frequency component in the circulating current to be zero.
7 Conclusion
The current handling capability enhancement of the open-end transformer
topology for the high power grid-connected applications is proposed. The
converter-side winding of the transformer is conﬁgured as an open-ended
and fed from the two converter groups. Each of the converter groups have
two VSCs connected in parallel to achieve high current rating. The carrier
signals of the VSCs are interleaved to improve the harmonic performance.
The integrated inductor is also proposed, which suppresses the circulating
current between the parallel interleaved VSCs and also offer the desired in-
ductance for the line current ﬁltering. The line ﬁlter inductors of both the
HSCG and the LSCG are also integrated. As the common ﬂux components
of the HSCG and the LSCG are the same, they completely cancel each other.
As a result, only four bridge legs are required compared to eight in the case
of the separate inductors. The use of the integrated inductor leads to 26.2%
reduction in the volume of the magnetic material and 40.9% reduction in the
volume of the copper for the 12 MW, 3.3 kV WECS. The integrated inductor
is analyzed and the design methodology is proposed. The scheme to con-
trol the active and the reactive component of the injected current and the
fundamental component of the circulating current in IaH,c and IaL,c is also
proposed. The analysis is also supported by the simulations and the experi-
mental results.
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